

Preliminary Data Book

## **FEATURES**

- Complete PC telephony solution
  - Controller-based, robust platform
  - Exceeds Microsoft<sup>®</sup> PC 95 requirements
  - Full-duplex, echo-cancelled digital speakerphone
  - ITU-V.70 DSVD (digital simultaneous voice and data) upgrade option
  - ITU-V.80 videoconferencing
  - International telephony support

### Data modulation

- U.S. Robotics<sup>®</sup> 56K x2<sup>™</sup> Technology
- ITU-T V.34 (33,600 to 2400 bps) symmetric and asymmetric operation
- ITU-T V.32 bis, V.23, V.22 bis, V.21
- Bell<sup>®</sup> 212A and 103

#### Fax modulation

- ITU-T V.17, V.29 to 14,400 bps
- Voice coder
  - Voice compression: ADPCM, linear, and CL1
  - 4800, 7200, 8000, 9600, and 11025 samples per second

#### Data link layer protocols

- Error correction: ITU V.42 and MNP® 2-4
- Data compression: ITU V.42 bis and MNP<sup>®</sup> 5

#### ■ DTE integrated interface alternatives

- Serial RS-232/V.24 interface
- ISA bus direct or plug-and-play
- PC Card bus interface

#### (cont. next page)

# V.34 FastPath<sup>™</sup> 56K Data/Fax/Voice Chipset Family


## **OVERVIEW**

The CL-MD56XX chipset family is a softwareupgradable 56K solution with a complete set of industrystandard voice, data, and fax features. The US Robotics<sup>®</sup> x2<sup>™</sup> Technology provides effective data receive rates of up to 53.33 kbps and ensures interoperability with major Internet service providers around the world. Chipset features include simultaneous voice and data operation, ITU-V.80 videoconferencing, and full-duplex speakerphone.

### Integrated, Open Architecture

The CL-MD56XX is based on the FastPath platform, which comprises an open-architecture ARM (Advanced RISC Machines) controller and a proprietary high-MIPS DSP (digital signal processor). Each component is highly integrated using Cirrus Logic's state-of-the-art process technology. The result is a platform with low power requirements and high performance. The FastPath plat-

(cont. next page)





## FEATURES (cont.)

#### Voice telephony

- Full-duplex, echo-cancelled digital speakerphone
- Telephone emulation for headset applications
- Radish<sup>®</sup> VoiceView<sup>™</sup> upgrade option
- Microsoft® Windows® TAPI-compliant
- ITU-V.70 DSVD upgrade option

#### ■ Controller functionality

- Industry-standard AT command-driven
- Class 1 Fax
- IS-101 Voice commands

### Minimal-component design

- Direct connection to ISA bus
- Single crystal
- Passive hybrid
- Low power requirements
  - Single +5-V power source; 3.3-V DSP option
  - Automatic sleep and wake-up modes

#### Small package options

- Controller and DSP: 128-pin SQFP or VQFP packages
- SAFE: 44-pin VQFP package

## OVERVIEW (cont.)

form's scalability allows the graceful addition of computer telephony features such as DSVD, speakerphone, and telephone emulation. The FastPath platform is equally suitable for both mobile and desktop solutions due to its integrated PC Card (PCMCIA), plug-and-play, and serial interfaces. Additionally, the CL-MD56XX exceeds Microsoft<sup>®</sup> PC 95 specifications for Windows<sup>®</sup> and legacy applications.

### **Satisfies Legacy Applications**

The CL-MD56XX supports all requirements for PCbased communications, whether for internal, standalone, or PC Card applications. With its robust controller and powerful DSP, the CL-MD56XX supports even the most demanding MS-DOS<sup>®</sup> gaming applications. The CL-MD56XX supports all industry-standard AT commands for data, IS-101 voice, and Class 1 fax.

### Versatile 56K Platform

The CL-MD56XX offers data receive speeds at up to 56 kbps using the US Robotics x2 Technology. Current restrictions by the Federal Communications Commission limit actual data receive speeds to 53.33 kbps. Products can be designed for complete software upgradability or ROM chip upgrades. The CL-MD56XX is expected to support any eventual ITU 56K standard.

### **Comprehensive Telephony Features**

Voice telephony is becoming increasingly important in modem-based products. The CL-MD56XX has a complete telephony interface (including Caller ID and voice mail) and answering machine capabilities (including call progress detection and tone generation).

For more advanced voice features, the CL-MD56XX adds telephone emulation for headset applications and

is upgradable with Radish<sup>®</sup> VoiceView<sup>™</sup> for alternate transfers of voice and data over the same connection. The DSVD upgrade option enables data transfer in realtime during a voice conversation, an essential for whiteboard applications and sophisticated customer support. Additionally, the full-duplex, echo-cancelled digital speakerphone offers the latest technology for handsfree computer telephony. The speakerphone operates in all modes, including DSVD. All voice features are fully compliant with Microsoft's Unimodem V and TAPI standards, and all voice commands comply with IS-101 voice command standards.

### International Telephony Support

The CL-MD56XX chipsets support international applications for PC Card, ISA, and serial bus designs, and Cirrus Logic also provides international DAA (data access arrangement) design recommendations. Cirrus Logic's configuration utility enables easy customization of firmware for international requirements.

### **Platform of the Future**

The CL-MD56XX is a solid base for future innovation. The unique caching architecture in the controller's embedded RISC processor enables the use of lower-cost memory chips. The controller code can be modified in a C-language development environment, and the flash memory interface permits field software upgrades.

The DSP delivers the bandwidth to handle multiple tasks simultaneously and to support specialized functions. Many advanced features are already built-in, including a DSVD vocoder and a full-duplex, echocancelled speakerphone. Concurrent operation is enabled for even the most advanced features, such as speakerphone operation in DSVD mode.

v0.8



## **REVISION HISTORY**

### Version 0.8 May 1997

Following are the major changes made in the CL-MD56XX Data Book since version 0.7, April 1997:

Table 5-1 on page 26: Changed default on the **+MS=m** command to VX2, 1, 300, 0.

 Table 5-8 on page 36: Added V.80 mode videoconferencing commands

### Version 0.7 April 1997

Following are the major changes made in the CL-MD56XX Data Book since version 0.5, March 1997:

### Throughout

From V.34+ mode to V.34 mode

### Chapter 3

Table 3-1 on page 18: Corrected values for the x2 Technology transmit mode.

### **Chapter 5**

Table 5-1 on page 26: For Data mode commands, changed default on the **+MS** command to x2 mode; **&Tn** commands for V.34 mode only.

Table 5-13 on page 39: Added the S-register **S32**, x2 Mode Enable. Changed range for S-register **S37**.

Table 5-14 on page 40: Added response codes for x2 mode connections; deleted response codes for Fax and Data modes.

## FOR CL-MD34XX CHIPSET USERS

For those users familiar with Cirrus Logic CL-MD34XX Data Book, v1.1, the CL-MD56XX Data Book differs in the following respects:

### **Front Matter**

Added the x2 Technology data modulation mode from U.S. Robotics.

System block diagram adds SRAM to the DSP.

### **Chapter 1**

Section 1 on page 11: Changed chipset numbers, but feature set groupings remain the same.

### Chapter 2

Section 2.1 on page 15: The  $\mu P$  firmware performs error correction and data correction.

Section 2.2 on page 15: Added SRAM to the DSP.

### Chapter 3

Section 3.1 on page 17, Table 3-1 on page 18: Added data rates for the x2 mode.

Section 3.10 on page 19: Loopback tones do not apply to the x2 mode.

Section 3.11 on page 19: The FCC has not yet approved transmission levels for the x2 mode.



### Chapter 8

Deleted timing diagrams for the DSP's expansion bus.

### Chapter 9

Section 9.3 on page 101: Updated the 44-pin VQFP package.



# TABLE OF CONTENTS

	REVISION HISTORY				
	FOR CL-MD34XX CHIPSET USERS	3			
	CONVENTIONS	9			
1.	AVAILABLE CHIPSETS.         1.1 Functional Block Diagrams				
2.	. CHIPSET DESCRIPTIONS	15			
	<ul> <li>2.1 Microprocessor (μP)</li> <li>2.2 Digital Signal Processor (DSP)</li> <li>2.3 Sigma-Delta Analog Front End (SAFE) Device</li> </ul>	15			
3.	. MODES OF OPERATION	17			
	3.1 Data Mode				
	3.2 V.42/MNP <sup>®</sup> 2–4 and V.42 bis/MNP <sup>®</sup> 5 Modes				
	<ul> <li>3.3 Fax Mode</li> <li>3.4 Voice Mode</li> </ul>				
	3.5 Radish <sup>®</sup> VoiceView <sup>™</sup> Mode				
	3.6 DSVD	17			
	3.7 Videoconferencing (V.80) Support				
	<ul><li>3.8 Full-Duplex Speakerphone</li><li>3.9 Power Management Modes</li></ul>				
	3.10 Loopback Test Modes				
	3.11 Transmit Levels	19			
	3.12 Transmit Tone Levels				
	3.13 Receive Level 3.14 Receiver Tracking				
	3.15 Equalizers				
	3.16 Call Progress				
	3.17 Caller ID				
	3.18 Firmware Soft Upgrades				
	3.19 International Support				
4.	. HARDWARE INTERFACES				
	4.1 Host Interfaces 4.1.1 Serial RS-232 Interface				
	4.1.2 Parallel Bus Interface				
	4.1.3 Plug-and-Play Interface				
	4.1.4 PC Card Interface	22			
	4.2 Flash Interface				
	<ul> <li>4.3 Expansion Bus Interface</li></ul>				
	<ul><li>4.4 NVRAM Interface</li><li>4.5 DAA Interface</li></ul>				
	4.6 Speaker Interface				

6.1.3 μP PC Card (PCMCIA) Pin Diagram (128-pin VQFP) ...... 45 6.2 Digital Signal Processor (DSP) Pin Diagrams ...... 46 6.2.1 DSP CL-MD5650D Pin Diagram (128-pin SQFP) ...... 46 6.2.2 DSP PC Card CL-MD5651DT / 5660DT Pin Diagram (128-pin VQFP)...... 47 7.1.1 7.2.4 7.3.2 SAFE Power Supply Pin Descriptions (CL-MD1724 or CL-MD1724T)....... 71 SAFE–DSP Interface Pin Descriptions (CL-MD1724 or CL-MD1724T) ...... 72 7.3.3 7.3.4 SAFE–DAA Interface Pin Descriptions (CL-MD1724 or CL-MD1724T) ...... 72 9.2 128-Pin VQFP Package Outline Drawing...... 100 9.3 44-Pin VQFP Package Outline Drawing...... 101 

CIRRUS LOGIC



11.	DAA AND TELEPHONY INTERFACE DESIGN NOTES	
	11.1 Data Access Arrangement (DAA) Design	105
	11.2 Fault Protection	
	11.2.1 Metallic Voltage Surge Test	
	11.2.2 Longitudinal Voltage Surge Test	
	11.2.3 Leakage Test	
	11.3 Radiated- and Conducted-Emissions Suppression	106
	11.4 Ring Detection	107
	11.5 Special Features and Functions	
	11.5.1 Caller ID	108
	11.6 Voice Interface	110
	11.6.1 Local Phone Voice Interface	111

## LIST OF TABLES

Table 3-2.x2** and V.34 DTMF Tone Pairs20Timing (Internal Address Decode)Table 3-3.x2** and V.34 DTMF Tone Pairs20Write Cycle	Table 3-1.	Communication Modes and Data Rates 18	Table 8-5.	μP Parallel Host Interface-to-UART	
Table 3-4.Product Configuration Options20Table 8-6. $\mu$ P Parallel Host Interface-to-UARTTable 4-1.Expansion Bus Access Times.23Table 8-6. $\mu$ P Parallel Host Interface-to-UARTTable 4-1.Expansion Bus Access Times.24Table 8-7.Read Cycle.80Assignments.24Table 8-7.Plug-and-Play Port Accesses – Write.80Table 5-3.Fax Identity Commands.31Table 8-8.Plug-and-Play Port Accesses – Read.81Table 5-4.Fax Class 1 AT Commands.33Table 8-9. $\mu$ P Expansion Bus Timing Diagram –.82Table 5-5.IS-101 Voice AT Commands.34Table 8-9. $\mu$ P Expansion Bus Timing Diagram –.84Table 5-7.Voice DTE+-DCE Character Pairs.35Table 8-10. $\mu$ P Expansion Bus Timing Diagram –.84Table 5-8.V 40 Videoconferencing Mode.37Table 8-11. $\mu$ P PC Card UART Interface Timing.86Table 5-10.VoiceView'' Commands.37Table 8-12. $\mu$ P PC Card UART Interface Timing.86Table 5-11.VoiceView''' Commands.37Table 8-12. $\mu$ P PC Card Configuration Register.86Table 5-13.S-Registers Summary.39Table 8-14. $\mu$ P PC Card Configuration Register.86Table 5-14.DTE-Modem Data Rate Response.37Table 8-15. $\mu$ P Ccard Configuration Register.92Table 5-15.Manufacturing-Only Commands.73Table 8-16. $\mu$ P External Memory Access ThroughTable 8-2.Recommended Op	Table 3-2.	x2 <sup>™</sup> and V.34 Transmit Tones		Timing (Internal Address Decode) —	
Table 4-1.Expansion Bus Access Times23Timing (Internal Address Decode) –Table 4-2.Parallel Host Interface UART Register BitBasic Data AT Commands24Table 8-7.Plug-and-Play Port Accesses – Write80Table 5-1.Basic Data AT Commands26Table 8-7.Plug-and-Play Port Accesses – Read81Table 5-2.V.42 / V.42 bis MNP <sup>®</sup> AT Commands33Table 8-8.Plug-and-Play Port Accesses – Read82Table 5-3.Fax Identity Commands33Table 8-9.µP Expansion Bus Timing Diagram –82Table 5-5.IS-101 Voice AT Commands34Write Cycle83Table 5-6.Voice DTEDCE Character Pairs35Table 8-10.µP Expansion Bus Timing Diagram –Table 5-7.Voice View'' Commands37Table 8-11.µP PC Card UART Interface TimingDiagram -Write Cycle84Diagram – Write Cycle86Table 5-10.VoiceView''' Response Codes37Table 8-12.µP PC Card UART Interface TimingTable 5-11.VoiceView''' Response Codes37Table 8-13.µP PC Card Configuration RegisterTable 5-12.Dial Modifiers38Table 8-14.µP PC Card Configuration RegisterTable 5-14.DTE-MOdem Data Rate Response73Table 8-15.µP C Card Configuration RegisterTable 5-14.DTE-Modem Data Rate Response73Table 8-16.µP External Memory Access ThroughTable 5-14.Manufacturing-Only Commands73Table 8-17.µP External Memory Access Through	Table 3-3.	x2 <sup>™</sup> and V.34 DTMF Tone Pairs		Write Cycle	79
Table 4-2.Parallel Host Interface UART Register Bit AssignmentsRead Cycle80Table 5-1.Basic Data AT Commands24Table 8-7.Table 8-7.Plug-and-Play Port Accesses – Write Cycle81Table 5-2.V.42 / V42 bis MNP® AT Commands31Table 8-8.Plug-and-Play Port Accesses – Read Cycle82Table 5-3.Fax Identity Commands33Table 8-9.µP Expansion Bus Timing Diagram – Write Cycle83Table 5-6.Voice DTE→DCE Character Pairs35Table 8-10.µP Expansion Bus Timing Diagram – Read Cycle84Table 5-7.Voice DTE→DCE Character Pairs35Table 8-10.µP PC Card UART Interface Timing Diagram – Write Cycle84Table 5-8.VoiceView''' Commands36Table 8-10.µP PC Card UART Interface Timing86Table 5-9.VoiceView''' Response Codes37Table 8-12.µP PC Card UART Interface Timing86Table 5-10.VoiceView''' Response Codes37Table 8-13.µP PC Card Configuration Register86Table 5-12.Dial Modifiers38Table 8-13.µP PC Card Configuration Register86Table 5-14.Die-Modem Data Rate Response73Table 8-16.µP PC Card Clas Cocess Timing92Table 5-15.Manufacturing-Only Commands41Patternal Memory Access Through1414Petternal Memory Access ThroughTable 8-1.Pi Parallel Host Interface-to-UARTTable 8-16.µP External Memory Access Timough94Table 8-2.Recommende Op	Table 3-4.	Product Configuration Options	Table 8-6.	μP Parallel Host Interface-to-UART	
Assignments       24       Table 8-7.       Plug-and-Play Port Accesses – Write Cycle       6         Table 5-1.       Basic Data AT Commands       26       Cycle       81         Table 5-2.       V.42 / V.42 bis MNP <sup>®</sup> AT Commands       33       Table 8-8.       Plug-and-Play Port Accesses – Read Cycle       82         Table 5-3.       Fax Identify Commands       33       Table 8-9.       µP Expansion Bus Timing Diagram –       82         Table 5-5.       IS-101 Voice AT Commands       34       Table 8-9.       µP Expansion Bus Timing Diagram –       83         Table 5-6.       Voice DTE→DCE Character Pairs       35       Table 8-10.       µP Expansion Bus Timing Diagram –       84         Table 5-7.       Voice DTE→DCE Character Pairs       36       Table 8-11.       µP C Card UART Interface Timing       85         Table 5-8.       V.80 Videoconferencing Mode Commands       36       Table 8-12.       µP PC Card UART Interface Timing       85         Table 5-11.       VoiceView™ Commands       38       Table 8-12.       µP PC Card Configuration Register       86         Table 5-12.       VoiceView™ Coles       37       Table 8-13.       µP PC Card Configuration Register       81         Table 5-13.       S-Registers Summary       39       Table 8-14.       µP PC C	Table 4-1.	Expansion Bus Access Times		Timing (Internal Address Decode) —	
Table 5-1.Basic Data AT Commands.26Cycle81Table 5-2.V.42 / V.42 bis MNP <sup>®</sup> AT Commands.31Table 8-8.Plug-and-Play Port Accesses — ReadTable 5-3.Fax Identity Commands.33Table 8-9.µP Expansion Bus Timing Diagram —Table 5-4.Fax Class 1 AT Commands.34Table 8-9.µP Expansion Bus Timing Diagram —Table 5-5.IS-101 Voice AT Commands.34Table 8-10.µP Expansion Bus Timing Diagram —Table 5-6.Voice DTE→DCE Character Pairs.35Table 8-10.µP E Card UART Interface TimingTable 5-7.Voice DTE→DCE Character Pairs.36Table 8-11.µP PC Card UART Interface TimingTable 5-8.V.80 Videoconferencing ModeTable 8-12.µP PC Card UART Interface TimingTable 5-10.VoiceView <sup>™</sup> Commands.37Table 8-12.µP PC Card UART Interface TimingTable 5-11.VoiceView <sup>™</sup> Commands.38Table 8-13.µP PC Card Configuration RegisterTable 5-13.S-Registers Summary.39Table 8-14.µP PC Card Configuration RegisterTable 5-14.DTE-Modem Data Rate ResponseTable 8-15.µP PC Card Cli S Access TimingTable 8-14.Pin Requirements for a Given HostTable 8-16.µP External Memory Access ThroughTable 8-1.Absolute Maximum Ratings.73Table 8-17.µP External Memory Access ThroughTable 8-3.µP Parallel Host Interface+0-UARTTable 8-18.DSP Control Processor Timings —Timing (External Address Decode) —Write Cycle.98<	Table 4-2.	Parallel Host Interface UART Register Bit		Read Cycle	80
Table 5-1.Basic Data AT Commands.26Cycle81Table 5-2.V.42 / V.42 bis MNP <sup>®</sup> AT Commands.31Table 8-8.Plug-and-Play Port Accesses — ReadTable 5-3.Fax Identity Commands.33Table 8-9.µP Expansion Bus Timing Diagram —Table 5-4.Fax Class 1 AT Commands.34Table 8-9.µP Expansion Bus Timing Diagram —Table 5-5.IS-101 Voice AT Commands.34Table 8-10.µP Expansion Bus Timing Diagram —Table 5-6.Voice DTE→DCE Character Pairs.35Table 8-10.µP E Card UART Interface TimingTable 5-7.Voice DTE→DCE Character Pairs.36Table 8-11.µP PC Card UART Interface TimingTable 5-8.V.80 Videoconferencing ModeTable 8-12.µP PC Card UART Interface TimingTable 5-10.VoiceView <sup>™</sup> Commands.37Table 8-12.µP PC Card UART Interface TimingTable 5-11.VoiceView <sup>™</sup> Commands.38Table 8-13.µP PC Card Configuration RegisterTable 5-13.S-Registers Summary.39Table 8-14.µP PC Card Configuration RegisterTable 5-14.DTE-Modem Data Rate ResponseTable 8-15.µP PC Card Cli S Access TimingTable 8-14.Pin Requirements for a Given HostTable 8-16.µP External Memory Access ThroughTable 8-1.Absolute Maximum Ratings.73Table 8-17.µP External Memory Access ThroughTable 8-3.µP Parallel Host Interface+0-UARTTable 8-18.DSP Control Processor Timings —Timing (External Address Decode) —Write Cycle.98<		Assignments24	Table 8-7.	Plug-and-Play Port Accesses — Write	
Table 5-3.Fax Identity Commands33Cycle82Table 5-4.Fax Class 1 AT Commands33Table 8-9. $\mu$ P Expansion Bus Timing Diagram –83Table 5-5.IS-101 Voice AT Commands34Table 8-9. $\mu$ P Expansion Bus Timing Diagram –83Table 5-6.Voice DTEDCE Character Pairs35Table 8-10. $\mu$ P Expansion Bus Timing Diagram –83Table 5-7.Voice DTEDCE Character Pairs36Table 8-10. $\mu$ P C Card UART Interface Timing86Table 5-8.V.80 Videoconferencing ModeTable 8-11. $\mu$ P PC Card UART Interface TimingDiagram – Write Cycle86Table 5-10.Voice View <sup>™</sup> Response Codes37Table 8-12. $\mu$ P PC Card Configuration Register86Table 5-12.Dial Modifiers38Table 8-13. $\mu$ P PC Card Configuration Register86Table 5-14.DTE-Modem Data Rate ResponseTable 8-14. $\mu$ P PC Card Configuration Register90Table 5-15.Manufacturing-Only Commands41Table 8-15. $\mu$ P External Memory Access Timing92Table 8-11.Pin Requirements for a Given HostTable 8-16. $\mu$ P External Memory Access Through1est Register – Write Cycle94Table 8-2.Recommended Operating Conditions73Table 8-18.DSP Control Processor Timings –Table 8-3. $\mu$ P Parallel Host Interface-to-UARTTable 8-18.DSP Control Processor Timings –Table 8-4. $\mu$ P Parallel Host Interface-to-UARTTable 8-19.DSP Control Processor Timings –Tab	Table 5-1.	Basic Data AT Commands26			81
Table 5-4. Table 5-5.Fax Class 1 AT Commands33 Table 5-5.Table 5-5. IS-101 Voice AT Commands34 Table 5-6.µP Expansion Bus Timing Diagram — Write CycleTable 5-6.Voice DTE→DCE Character Pairs35 Table 5-7.Table 5-7.Voice DTE→DCE Character Pairs35 Table 5-8.Table 8-10.µP PC Card UART Interface Timing Diagram — Write Cycle84 P PC Card UART Interface Timing 	Table 5-2.	V.42 / V.42 bis $MNP^{ extsf{B}}$ AT Commands	Table 8-8.	Plug-and-Play Port Accesses — Read	
Table 5-5.       IS-101 Voice AT Commands       34       Write Cycle       83         Table 5-6.       Voice DTE→DCE Character Pairs       35       Table 8-10.       µP Expansion Bus Timing Diagram —         Table 5-7.       Voice DTE→DCE Character Pairs       35       Table 8-10.       µP Expansion Bus Timing Diagram —         Table 5-8.       V30 Videoconferencing Mode       Table 8-10.       µP PC Card UART Interface Timing       84         Table 5-9.       VoiceView™ Commands       36       Table 8-11.       µP PC Card UART Interface Timing       85         Table 5-10.       VoiceView™ Commands       37       Table 8-12.       µP PC Card UART Interface Timing       86         Table 5-12.       Dial Modifiers       38       Table 8-13.       µP PC Card Configuration Register       86         Table 5-14.       DTE-Modem Data Rate Response       39       Table 8-13.       µP PC Card Cli S Access Timing       90         Table 5-15.       Manufacturing-Only Commands       41       Table 8-16.       µP External Memory Access Through       92         Table 8-1.       Absolute Maximum Ratings       73       Table 8-17.       µP External Memory Access Through       94         Table 8-2.       Recommended Operating Conditions       73       Table 8-18.       DSP Control Processor Timing —	Table 5-3.	Fax Identity Commands		Cycle	82
Table 5-6. Table 5-7.Voice DTE→DCE Character Pairs35 Table 5-7.Table 8-10. PC Card UART Interface Timing Diagram — Mead Cycle#P Expansion Bus Timing Diagram — Read Cycle84 PC Card UART Interface Timing Diagram — Write Cycle84 Read CycleTable 5-8.V.80 Videoconferencing Mode Commands36 Table 5-9.Table 8-10. VoiceView™ Commands37 Table 8-11.Table 8-11. µP PC Card UART Interface Timing Diagram — Read Cycle85 µP PC Card UART Interface Timing Diagram — Read Cycle85 µP PC Card UART Interface Timing Diagram — Read Cycle86 µP PC Card Configuration Register Interface Timing — Write Cycle88 µP PC Card Configuration Register Interface Timing — Read Cycle88 µP PC Card Configuration Register µP PC Card Clis Access Timing Diagram — Read Cycle88 µP PC Card Clis Access Timing Diagram — Read Cycle90 µP External Memory Access Through Test Register — Write Cycle92 µP External Memory Access Through Test Register — Write Cycle94 µP External Memory Access Through Test Register — Read Cycle94 µP External Memory Access Through Test Register — Read Cycle95 PS Control Processor Timings — Write Cycle96 Write Cycle96 Write Cycle97 Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle77 Table 8-14.Table 8-19.DSP Control Processor Timings — Read Cycle98 ProductsTable 8-4.µP Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle77 Table 8-19.Table 8-10.Cirrus Logic 56-kbps FastPath™ Chipset Products94 ProductsTable 8-4.µ	Table 5-4.	Fax Class 1 AT Commands 33	Table 8-9.	μP Expansion Bus Timing Diagram —	
Table 5-7.       Voice DTE←DCE Character Pairs	Table 5-5.	IS-101 Voice AT Commands		Write Cycle	83
Table 5-8.V.80 Videoconferencing Mode CommandsTable 8-11.μP PC Card UART Interface Timing Diagram – Write CycleTable 5-9.VoiceView™ Commands36Table 8-12.μP PC Card UART Interface Timing Diagram – Read Cycle85Table 5-10.VoiceView™ Response Codes37Table 8-12.μP PC Card UART Interface Timing Diagram – Read Cycle86Table 5-11.VoiceView™ <dle> Character Pairs38Table 8-13.μP PC Card Configuration Register Interface Timing – Write Cycle88Table 5-12.Dial Modifiers38Table 8-13.μP PC Card Configuration Register Interface Timing – Write Cycle88Table 5-14.DTE-Modem Data Rate Response Codes40Table 8-14.μP PC Card Configuration Register Interface Timing – Read Cycle90Table 5-15.Manufacturing-Only Commands41Diagram – Read Cycle90Table 7-1.Pin Requirements for a Given Host InterfaceTable 8-16.μP External Memory Access Through Test Register – Write Cycle94Table 8-1.Absolute Maximum Ratings73Table 8-17.μP External Memory Access Through Test Register – Read Cycle95Table 8-3.μP Parallel Host Interface-to-UART Timing (External Address Decode) – Write Cycle77Table 8-19.DSP Control Processor Timings – Read Cycle98Table 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) – Read Cycle78Table 10-1.Cirrus Logic 56-kbps FastPath™ Chipset Products98Table 8-4.μP Parallel</dle>	Table 5-6.	Voice DTE→DCE Character Pairs	Table 8-10.	μP Expansion Bus Timing Diagram —	
Commands       36       Diagram — Write Cycle       85         Table 5-9.       VoiceView™ Commands       37       Table 8-12.       μP PC Card UART Interface Timing       86         Table 5-10.       VoiceView™ Response Codes       37       Table 8-12.       μP PC Card UART Interface Timing       86         Table 5-11.       VoiceView™ <	Table 5-7.	Voice DTE←DCE Character Pairs		Read Cycle	84
Table 5-9.VoiceView™ Commands37 Response CodesTable 8-12.μP PC Card UART Interface Timing Diagram — Read Cycle86 Diagram — Read CycleTable 5-10.VoiceView™ voiceView™ able 5-11.VoiceView™ voiceView™  voiceView™  > DLE> Character Pairs38 Rable 8-13.Table 8-13.μP PC Card Configuration Register Interface Timing — Write Cycle88 Rable 8-13.Table 5-13.S-Registers Summary39 CodesTable 8-14.μP PC Card Configuration Register Interface Timing — Read Cycle90 PC Card Configuration Register Interface Timing — Read CycleTable 5-15.Manufacturing-Only Commands41 Table 8-15.Table 8-15.μP PC Card CIS Access Timing Diagram — Read Cycle92 PC Card CIS Access Through Test Register — Write Cycle92 Patel Host Interface-to-UART Timing (External Address Decode) — Write Cycle77 Table 8-18.Table 8-17.μP External Memory Access Through Test Register — Read Cycle95 PS Control Processor Timings — Write Cycle95Table 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle77 Table 8-19.Table 8-19.DSP Control Processor Timings — Read Cycle98 ProductsTable 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle78Table 10-1.Cirrus Logic 56-kbps FastPath™ Chipset Products104 Table 11-1.Table 11-1.Caller ID Message Transmission104 Table 11-1.104 Caller ID Message Transmission	Table 5-8.	V.80 Videoconferencing Mode	Table 8-11.	μP PC Card UART Interface Timing	
Table 5-10.VoiceView™ Response Codes37Diagram – Read Cycle86Table 5-11.VoiceView™ <dle> Character Pairs38Table 8-13.µP PC Card Configuration RegisterTable 5-12.Dial Modifiers38Table 8-13.µP PC Card Configuration RegisterTable 5-13.S-Registers Summary39Table 8-14.µP PC Card Configuration RegisterTable 5-14.DTE-Modem Data Rate Response40Table 8-15.µP PC Card Configuration RegisterTable 5-15.Manufacturing-Only Commands41Diagram – Read Cycle90Table 7-1.Pin Requirements for a Given HostTable 8-16.µP External Memory Access ThroughInterface49Table 8-16.µP External Memory Access ThroughTable 8-1.Absolute Maximum Ratings73Table 8-17.µE External Memory Access ThroughTable 8-2.Recommended Operating Conditions73Table 8-17.µE External Memory Access ThroughTable 8-3.µP Parallel Host Interface-to-UARTTable 8-18.DSP Control Processor Timings –Table 8-4.µP Parallel Host Interface-to-UARTTable 8-19.DSP Control Processor Timings –Table 8-4.µP Parallel Host Interface-to-UARTTable 8-19.DSP Control Processor Timings –Timing (External Address Decode) –Read Cycle98Table 10-1.Cirrus Logic 56-kbps FastPath™ ChipsetProducts78Table 11-1.Table 11-1.Caller ID Message Transmission</dle>		Commands		Diagram – Write Cycle	85
Table 5-11.VoiceView™ <dle> Character Pairs38Table 8-13.μP PC Card Configuration RegisterTable 5-12.Dial Modifiers38Table 8-13.μP PC Card Configuration RegisterTable 5-13.S-Registers Summary39Table 8-14.μP PC Card Configuration RegisterTable 5-14.DTE-Modem Data Rate Response40Table 8-15.μP PC Card ClS Access TimingCodes40Table 8-15.Manufacturing-Only Commands41Diagram – Read Cycle92Table 7-1.Pin Requirements for a Given HostTable 8-16.μP External Memory Access Through94Table 8-1.Absolute Maximum Ratings73Table 8-17.μP External Memory Access ThroughTable 8-2.Recommended Operating Conditions73Table 8-17.μP External Memory Access ThroughTable 8-3.μP Parallel Host Interface-to-UARTTable 8-18.DSP Control Processor Timings –Table 8-4.μP Parallel Host Interface-to-UARTTable 8-19.DSP Control Processor Timings –Table 8-4.μP Parallel Host Interface-to-UARTTable 8-19.DSP Control Processor Timings –Table 8-4.μP Parallel Host Interface-to-UARTTable 10-1.Cirrus Logic 56-kbps FastPath™ ChipsetTable 8-4.μP Parallel Host Interface-to-UARTTable 11-1.Caller ID Message Transmission</dle>	Table 5-9.	VoiceView <sup>™</sup> Commands	Table 8-12.	μP PC Card UART Interface Timing	
Table 5-12.Dial Modifiers38Interface Timing – Write Cycle88Table 5-13.S-Registers Summary39Table 8-14.µP PC Card Configuration RegisterTable 5-14.DTE-Modem Data Rate Response40Table 8-14.µP PC Card CIS Access TimingCodes40Table 8-15.µP PC Card CIS Access TimingTable 5-15.Manufacturing-Only Commands41Diagram – Read CycleTable 7-1.Pin Requirements for a Given HostTable 8-16.µP External Memory Access ThroughInterface49Test Register – Write Cycle94Table 8-1.Absolute Maximum Ratings73Table 8-17.µP External Memory Access ThroughTable 8-2.Recommended Operating Conditions73Table 8-17.µP External Memory Access ThroughTable 8-3.µP Parallel Host Interface-to-UARTTable 8-18.DSP Control Processor Timings –Table 8-4.µP Parallel Host Interface-to-UARTTable 8-19.DSP Control Processor Timings –Timing (External Address Decode) –Write Cycle98Table 8-4.µP Parallel Host Interface-to-UARTTable 10-1.Cirrus Logic 56-kbps FastPath™ ChipsetProducts78Table 11-1.Caller ID Message Transmission	Table 5-10.	VoiceView <sup>™</sup> Response Codes		Diagram — Read Cycle	86
Table 5-13.S-Registers Summary	Table 5-11.	VoiceView <sup>™</sup> <dle> Character Pairs</dle>	Table 8-13.	μP PC Card Configuration Register	
Table 5-14.DTE-Modem Data Rate Response CodesInterface Timing — Read Cycle90Table 5-15.Manufacturing-Only Commands40Table 8-15.µP PC Card CIS Access Timing92Table 7-1.Pin Requirements for a Given Host Interface49Table 8-16.µP External Memory Access Through92Table 8-1.Absolute Maximum Ratings73Table 8-17.µP External Memory Access Through94Table 8-2.Recommended Operating Conditions73Table 8-17.µP External Memory Access ThroughTable 8-3.µP Parallel Host Interface-to-UART Timing (External Address Decode) — Write Cycle77Table 8-18.DSP Control Processor Timings — Write CycleTable 8-4.µP Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle77Table 8-19.DSP Control Processor Timings — Read CycleTable 8-4.µP Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle78Table 10-1.Cirrus Logic 56-kbps FastPath™ Chipset ProductsTable 11-1.Caller ID Message Transmission	Table 5-12.	Dial Modifiers		Interface Timing - Write Cycle	88
Table 5-14.DTE-Modem Data Rate Response CodesInterface Timing – Read Cycle90Table 5-15.Manufacturing-Only Commands40Table 8-15.µP PC Card CIS Access Timing Diagram – Read Cycle92Table 7-1.Pin Requirements for a Given Host Interface49Table 8-16.µP External Memory Access Through Test Register – Write Cycle94Table 8-1.Absolute Maximum Ratings73Table 8-17.µP External Memory Access Through Test Register – Read Cycle94Table 8-2.Recommended Operating Conditions73Table 8-17.µP External Memory Access Through Test Register – Read Cycle95Table 8-3.µP Parallel Host Interface-to-UART Timing (External Address Decode) – Write Cycle77Table 8-18.DSP Control Processor Timings – Write Cycle96Table 8-4.µP Parallel Host Interface-to-UART Timing (External Address Decode) – Read Cycle78Table 10-1.Cirrus Logic 56-kbps FastPath™ Chipset Products98Table 11-1.Caller ID Message Transmission104Table 11-1.Caller ID Message Transmission	Table 5-13.	S-Registers Summary 39	Table 8-14.	μP PC Card Configuration Register	
Codes40Table 8-15.μP PC Card CIS Access Timing Diagram — Read Cycle	Table 5-14.			Interface Timing - Read Cycle	90
Table 7-1.Pin Requirements for a Given Host InterfaceTable 8-16.μP External Memory Access Through Test Register – Write CycleTable 8-1.Absolute Maximum Ratings73Table 8-16.μP External Memory Access Through Test Register – Write CycleTable 8-2.Recommended Operating Conditions73Table 8-17.μP External Memory Access Through Test Register – Read CycleTable 8-3.μP Parallel Host Interface-to-UART Timing (External Address Decode) – Write CycleTable 8-18.DSP Control Processor Timings – Write CycleTable 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) – Read Cycle77Table 8-19.DSP Control Processor Timings – Read CycleTable 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) – Read Cycle78Table 10-1.Cirrus Logic 56-kbps FastPath™ Chipset ProductsTable 11-1.Caller ID Message Transmission			Table 8-15.	μP PC Card CIS Access Timing	
Interface49Test Register – Write Cycle	Table 5-15.	Manufacturing-Only Commands		Diagram — Read Cycle	92
Table 8-1.Absolute Maximum Ratings	Table 7-1.	Pin Requirements for a Given Host	Table 8-16.	μP External Memory Access Through	
Table 8-2.Recommended Operating Conditions73 µP Parallel Host Interface-to-UART Timing (External Address Decode) — Write Cycle		Interface		Test Register – Write Cycle	94
Table 8-3.μP Parallel Host Interface-to-UART Timing (External Address Decode) — Write Cycle	Table 8-1.	Absolute Maximum Ratings	Table 8-17.	μP External Memory Access Through	
Timing (External Address Decode) —Write Cycle	Table 8-2.	Recommended Operating Conditions 73		Test Register — Read Cycle	95
Write Cycle77Table 8-19.DSP Control Processor Timings — Read CycleTable 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) — Read CycleTable 10-1.DSP Control Processor Timings — Read CycleTable 8-4.μP Parallel Host Interface-to-UART Timing (External Address Decode) — Read CycleTable 10-1.DSP Control Processor Timings — Read CycleTable 10-1.Table 10-1.Cirrus Logic 56-kbps FastPath™ Chipset Products104 Table 11-1.Table 11-1.Caller ID Message Transmission	Table 8-3.	μP Parallel Host Interface-to-UART	Table 8-18.	DSP Control Processor Timings —	
Table 8-4.μP Parallel Host Interface-to-UARTRead Cycle		Timing (External Address Decode) —		Write Cycle	96
Timing (External Address Decode) — Read Cycle		Write Cycle77	Table 8-19.	DSP Control Processor Timings —	
Read Cycle    78    Products    104      Table 11-1.    Caller ID Message Transmission	Table 8-4.	μP Parallel Host Interface-to-UART		Read Cycle	98
Table 11-1.   Caller ID Message Transmission		Timing (External Address Decode) —	Table 10-1.	Cirrus Logic 56-kbps FastPath™ Chipset	
		Read Cycle78		Products	.104
Order110			Table 11-1.	Caller ID Message Transmission	
				Order	.110



## **LIST OF FIGURES**

Figure 1-1.	CL-MD56XX Chipsets11
Figure 1-2.	CL-MD5650 Functional Block Diagram 12
Figure 1-3.	CL-MD5652 Functional Block Diagram 12
Figure 1-4.	CL-MD5662T Functional Block Diagram 13
Figure 1-5.	CL-MD5651T PC Card Functional Block
	Diagram13
Figure 1-6.	CL-MD5653T / MD5663T PC Card
	Functional Block Diagram14
Figure 4-1.	Modem System Block Diagram
	(CL-MD5650)21
Figure 8-1.	μP Parallel Host Interface-to-UART
	Timing (External Address Decode) —
	Write Cycle77
Figure 8-2.	μP Parallel Host Interface-to-UART
	Timing (External Address Decode) –
	Read Cycle78
Figure 8-3.	μP Parallel Host Interface-to-UART
	Timing (Internal Address Decode) —
	Write Cycle79
Figure 8-4.	μP Parallel Host Interface-to-UART
	Timing (Internal Address Decode) —
	Read Cycle80
Figure 8-5.	Plug-and-Play Port Accesses — Write
	Cycle
Figure 8-6.	Plug-and-Play Port Accesses — Read
	Cycle 82

Figure 8-7.	$\mu P$ Expansion Bus Timing Diagram —
	Write Cycle 83
Figure 8-8.	$\mu P$ Expansion Bus Timing Diagram —
	Read Cycle 84
Figure 8-9.	μP PC Card UART Interface Timing
	Diagram — Write Cycle 85
Figure 8-10.	μP PC Card UART Interface Timing
	Diagram — Read Cycle 87
Figure 8-11.	μP PC Card Configuration Register
	Interface Timing Diagram — Write Cycle 89
Figure 8-12.	μP PC Card Configuration Register
	Interface Timing Diagram — Read Cycle 91
Figure 8-13.	μP PC Card CIS Access Timing
	Diagram — Read Cycle
Figure 8-14.	$\mu P$ External Memory Access Through
	Test Register — Write Cycle
Figure 8-15.	$\mu P$ External Memory Access Through
	Test Register — Read Cycle 95
Figure 8-16.	DSP Control Processor Timings —
	Write Cycle
Figure 8-17.	DSP Control Processor Timings —
	Read Cycle
Figure 11-1.	Ring Circuit 107
Figure 11-2.	AC-Coupled Ring Signal and RING* 108
Figure 11-3.	Caller ID Interface 109
Figure 11-4.	Caller ID Signal Timing 109
Figure 11-5.	Local Phone in Voice Mode 111



## CONVENTIONS

This section lists conventions used in this data book.

### Abbreviations

Symbol	Units of measure	
°C	degree Celsius	
μF	microfarad	
μs	microsecond (1,000 nanoseconds)	
Hz	hertz (cycle per second)	
K (memory)	kilobit (1,024 bits)	
kbits/second	kilobit (1,000 bits) per second	
kHz	kilohertz	
kΩ	kilohm	
Mbyte (memory)	megabyte (1,048,576 bytes)	
MHz	megahertz (1,000 kilohertz)	
mA	milliampere	
ms	millisecond (1,000 microseconds)	
ns	nanosecond	
рV	picovolt	
V	volt	
W	watt	

Acronym	Definition
AC	alternating current
AFE	analog front end device
AT	'attention' command prefix for Hayes <sup>®</sup> AT command set (for example, 'ATDT 123')
CIS	Card Information Structure
CMOS	complementary metal-oxide semi- conductor
DC	direct current
DAA	data access arrangement
DRAM	dynamic random-access memory
DSP	digital signal processor
DSVD	digital simultaneous voice and data
EPROM	electrically programmable read-only memory
FIFO	first in/first out
HDLC	high-level data link control
ISA	industry-standard architecture
LSB	least-significant bit
MSB	most-significant bit
NVRAM	non-volatile random-access memory
RAM	random-access memory
ROM	read-only memory
R/W	read/write
SAFE	sigma-delta analog front end device
SQFP	shrink quad flat pack
SRAM	static random-access memory
TTL	transistor-transistor logic
UART	universal asynchronous receiver transmitter
VQFP	very-tight-pitch quad flat pack



Notes

May 1997



# 1. AVAILABLE CHIPSETS




Figure 1-1. CL-MD56XX Chipsets



## 1.1 Functional Block Diagrams




Figure 1-2. CL-MD5650 Functional Block Diagram




Figure 1-3. CL-MD5652 Functional Block Diagram






Figure 1-4. CL-MD5662T Functional Block Diagram




Figure 1-5. CL-MD5651T PC Card Functional Block Diagram






Figure 1-6. CL-MD5653T / MD5663T PC Card Functional Block Diagram

14

May 1997



# 2. CHIPSET DESCRIPTIONS

The 56K FastPath<sup>TM</sup> family is a three- or four-chip solution consisting of a  $\mu$ P (microprocessor), a DSP (digital signal processor), and one or two SAFE (sigma-delta analog front end) devices. These products support a variety of applications and need no additional firmware development. Currently, there are six 56K chipset solutions. These are shown in Figure 1-1 on page 11 with their corresponding  $\mu$ P, DSP, and SAFE device part numbers. The components of each individual chipset are shown in Figure 1-2 on page 12 to Figure 1-6 on page 14.

### 2.1 Microprocessor (μP)

Each chipset contains a  $\mu$ P specifically designed for modem applications. The  $\mu$ P implements all AT commands and manages all modem relays and the transmission and reception of data. The  $\mu$ P interfaces with the DTE and DSP. The  $\mu$ P's firmware contains code for all controller functions for Group 3 Fax mode, Data mode (including error correction and data compression), and Voice mode.

## 2.2 Digital Signal Processor (DSP)

The DSP performs all digital signal processing functions for the chipset, including modulation, echo cancellation, call progress monitoring, voice processing, and compression of voice and video signals.

The DSP offers two power options, depending on the chipset ordered. All PC Card (PCMCIA) chipsets use 3.3-V power. Initial production ISA- and serial-interface chipsets are 5 V only, but the DSP will be converted to a 3.3-V version to take advantage of the latest manufacturing technologies. Therefore, all board designs should include a 3.3-V regulator option (see schematics for details). The 3.3-V DSP not only reduces power consumption, it also enables the concurrent operation of speakerphone and DSVD using a single DSP.

Two 32K  $\times$  8 external SRAM with 12-ns access speed are required to support the U.S. Robotics x2 Technology.

### 2.3 Sigma-Delta Analog Front End (SAFE) Device

The SAFE device uses sigma-delta techniques to convert analog information from a telephone line to digital information that can be processed by the DSP. In addition to its analog circuitry, the modem's sigma-delta function incorporates unique and proprietary digital-to-analog and analog-to-digital features. These features improve receiver accuracy, which in turn improves performance at low levels of receive signal. Compared to other analog frontend technologies, the sigma-delta implementation better stabilizes the function of the SAFE devices and makes them less sensitive to board layout than other analog front-end technologies. Since a significant amount of signal processing is performed by digital rather than analog techniques, sigmadelta analog-to-digital conversion considerably improves signal quality.

For basic Data, Fax, and Voice modes of operation, a single SAFE device is needed. To support DSVD or full-duplex speakerphone with echo cancellation, a second SAFE device is required.



Notes

May 1997



## 3. MODES OF OPERATION

The CL-MD56XX family provides complete modem functions for the following modes: Group 3 Fax, Data, Voice, V.42/MNP 2–4, and V.42 bis/MNP 5 (Microcom Networking Protocol Class 5). Each mode has its own unique AT command set. The data rates and modulation schemes for Data and Fax modes are presented in Table 3-1 on page 18. Additionally, these modem chipsets provide special modes of operation for VoiceView, power management, and loopback testing.

### 3.1 Data Mode

In the Data mode, the 56K chipsets operate at up to 33,600 bps (send) and up to 56,000 bps (receive). x2 Technology data receive rates of up to 56,000 bps can be achieved only in connections with equipment-compatible ISPs (Internet Service Providers). The 56K chipsets implement all data rates and modulation schemes for ITU-T standards V.34, V.32 bis, V.32, V.22 bis, V.22, V.21, Bell 212A, and Bell 103. The 56K family implements a standard Data mode AT command set. This is compatible with any communication application software that supports the Hayes<sup>®</sup> AT command set. The standard AT commands for Data mode are listed in Table 5-1 on page 26.

## 3.2 V.42/MNP<sup>®</sup> 2–4 and V.42 bis/MNP<sup>®</sup> 5 Modes

The FastPath family supports error correction (V.42/MNP 2–4) and data compression (V.42 bis/MNP 5). Error correction ensures error-free data transfer. Data compression substantially increases the modem data throughput over the basic data rate throughput. Depending on the data stream, MNP 5 can provide up to two-to-one compression. Alternately, ITU-T V.42 bis can provide up to four-to-one compression. A description of the AT commands that support error correction and data compression are provided in Table 5-2 on page 31.

### 3.3 Fax Mode

In Fax mode, the FastPath chipsets operate at up to 14,400 bps (transmit and receive) and implement all the data rates and modulation schemes for ITU-T standards V.17, V.29, V.27 ter, and V.21 ch2. The chipsets implement a standard Fax mode AT command set compatible with any communication application software that supports EIA/TIA-578 Fax Class 1 standards. The standard AT commands for Fax mode are listed in Table 5-3 and Table 5-4 on page 33.

## 3.4 Voice Mode

All chipsets support Telephone-Emulation mode, IS-101 voice commands, and record and playback message capabilities. Telephone-Emulation mode allows a handset/microphone-speaker and modem to be used as a complete telephone. In Telephone-Emulation mode, the received data from the SAFE (CL-MD1724 or CL-MD1724T) microphone interface is looped back to the SAFE analog transmit pins. In Voice mode, the message record and playback abilities are accessed by the extended AT command set, shown in Table 5-5 on page 34 through Table 5-7 on page 35.

## 3.5 Radish<sup>®</sup> VoiceView<sup>™</sup> Mode

The 56K family provides an upgrade option for Radish VoiceView, a widely supported protocol that alternates between voice and data. VoiceView enables data transfer during a regular telephone connection. It can be used in a variety of applications, such as customer service and technical support.

## 3.6 DSVD

Both the CL-MD5662 and CL-MD5663 chipsets contain an embedded G.729A vocoder that supports digital simultaneous voice and data (DSVD), which allows data to be transferred realtime during a voice conversation. DSVD can be used for interactive applications such as whiteboard conferencing or realtime action games. DSVD is transparent to the application software. Enable DSVD by changing the program modem initialization string to include the DSVD AT command.



Table 3-1. Communication Modes and Data Rates

Applica- tion	Mode	Data Rate (bps)	Modula- tion	Baud Rate (symbols/sec.)	Carrier Frequency (Hz) (originate/answer)	Constellation Points
Fax	V.17	14,400 12,000 9600 7200	TCM TCM TCM TCM	2400 2400 2400 2400 2400	1800 1800 1800 1800	128 64 32 16
	V.29	9600 7200 4800	QAM QAM QAM	2400 2400 2400	1700 1700 1700	16 8 4
	V.27 ter	4800 2400	DPSK DPSK	1600 1200	1800 1800	8 4
	V.21	300	FSK	300	1650 M/1850 S	1
Data	x2™ Technology <sup>a</sup> (receive only)	57,333 <sup>b</sup> , 56,000 <sup>b</sup> , 54,667 <sup>b</sup> , 53,333, 52,000, 50,667, 49,333, 48,000, 46,667, 45,333, 44,000, 42,667, 41,333, 37,333, 33,333	x2	8000	N/A	Variable <sup>c</sup>
	x2™ Technology <sup>a</sup> (transmit only)	31,200, 28,800, 26,400, 24,000, 21,600, 19,200, 16,800, 14,400, 12,000, 9600, 7200, 4800	ТСМ	3200	1920	Variable <sup>c</sup>
	V.34	33,600, 31,200, 28,800, 26,400, 24,000, 21,600, 19,200, 16,800, 14,400, 12,000, 9600, 7200, 4800, 2400	ТСМ	Variable <sup>d</sup>	Variable <sup>e</sup>	Variable <sup>c</sup>
	V.32 bis	14,400 12,000 9600 7200 4800	TCM TCM TCM TCM TCM	2400 2400 2400 2400 2400 2400	1800 1800 1800 1800 1800	128 64 32 16 4
	V.32	9600 9600 4800	TCM QAM QAM	2400 2400 2400	1800 1800 1800	32 16 4
	V.22 bis	2400	QAM	600	1200/2400	16
	V.22	1200	DPSK	600	1200/2400	4
	V.21	300	FSK	300	980 M/1650 M 1180 S/1850 S	1
	Bell 212A	1200	DPSK	600	1200/2400	4
	Bell 103	300	FSK	300	1270 M/2225 M 1070 S/2025 S	1

<sup>a</sup> x2 Technology is a proprietary technology developed by U.S. Robotics and licensed by Cirrus Logic. The x2 Technology data receive rates of up to 56.0 kbps can be achieved only in connections with equipment-compatible ISPs (Internet Service Providers).

<sup>b</sup> FCC regulations do not allow the 57333, 56000, and 54666 data rates to be supported.

<sup>c</sup> Cirrus Logic supports the normal and expanded constellations for each baud and data rate.

<sup>d</sup> Cirrus Logic supports five of the six baud rates specified by the ITU-T (International Telecommunications Union-Telecommunications): 2400, 2743, 3000, 3200, and 3429 symbols/second. The ITU-T's optional baud rate of 2800 symbols/second is not supported.

<sup>e</sup> The high and low carrier frequencies specified by ITU-T are supported for each baud rate.



## 3.7 Videoconferencing (V.80) Support

All versions of the CL-MD56XX chipset family support the ITU-V.80 recommendation. This feature ensures compatibility with host-based H.324 videoconferencing application software. The CL-MD56XX chipsets support both transparent and framed submodes of the V.80 synchronous access mode.

## 3.8 Full-Duplex Speakerphone

The 56K FastPath family supports full-duplex speakerphone with internal adaptive echo cancellation. Phone users can talk simultaneously without the remote user hearing an echo. This speakerphone feature also is supported by DSVD.

### 3.9 Power Management Modes

The CL-MD56XX family provides both Sleep and Stop modes to reduce power consumption when the modem is inactive. Stop mode turns off all modem power except for the circuitry needed to maintain the host interface signals at the appropriate high-impedance state. To enter Stop mode, the host asserts the  $\mu$ P STOP\* pin. When the STOP\* pin is deasserted, the modem exits Stop mode, performs an internal reset, and enters Power-on mode. After the modem.

Power-on mode consists of an Operational mode and a Sleep (or power-down) mode. In Operational mode, the modem chipset is fully powered and is either communicating with the host and/or another modem or is performing internal processing. In Sleep mode, power is turned off to most of the internal circuitry of the  $\mu$ P, DSP, and SAFE. Sleep mode is controlled by S-register **S33**. When enabled, the  $\mu$ P enters Sleep or Power-down mode whenever the modem has been inactive for a user-programmable time delay. The modem is considered to be in an inactive state when:

- 1) No internal processing is being performed;
- No activity occurs between the host and the modem within a specified time period (S-register S33);
- 3) The modem is on-hook.

The modem exits Sleep mode whenever the host writes to the modem or when a ring signal is detected. The modem does not wake up when the host reads the UART registers.

See Section 8.3 on page 75 for the  $\mu$ P's DC electrical characteristics.

### 3.10 Loopback Test Modes

In all modes except x2, test modem-to-modem and modem-to-DTE communication integrity with loopback tests. The **AT&Tn** command initiates local analog loopback, local analog loopback with selftest, remote digital loopback, and remote digital loopback tests. For more information about loopback tests, see the CL-MD56XX Programmer's Guide.

### 3.11 Transmit Levels

The factory default transmit level for x2 and V.34 transmission is  $-10 \text{ dBm} \pm 1 \text{ dB}$  at Tip and Ring. Data and fax use separate transmission levels. The transmit level can be programmed using the international configuration utility.

**IMPORTANT:** Current download speeds are limited to 53.33 kbps due to FCC rules that restrict modem power output.

### 3.12 Transmit Tone Levels

The modem generates DTMF, answer, call, and guard tones. The specifications for each tone are provided in Table 3-2 and Table 3-3 on page 20. DTMF tones are transmitted at -6 dBm for Tone 1 and -4 dBm for Tone 2. The transmit level can be programmed using the international configuration utility.

### 3.13 Receive Level

The receiver can accommodate a receive signal from –9 dBm to –43 dBm. The DCD (data carrier detect) function is activated at –43 dBm and above; it is deactivated at –48 dBm and below.

### 3.14 Receiver Tracking

The receiver compensates for up to  $\pm 7$  Hz of carrier-frequency offset.



## 3.15 Equalizers

Automatic adaptive and compromise equalizers are provided to compensate for line distortions.

## 3.16 Call Progress

The modem monitors the detection of callprogress tones during call origination and reports them to the DTE. Call-progress tones include dial, busy, ringback, and answer.

### 3.17 Caller ID

Caller ID is a service that allows the user to see the caller's telephone number. Caller ID also provides information on call date and time. For more information about this service, refer to Appendix A of the CL-MD56XX Programmer's Guide.

## 3.18 Firmware Soft Upgrades

Flash memory-based CL-MD56XX chipsets can be upgraded with communication software. Additional program memory is required to support the 32 Kbytes of RAM needed for 56-kbps operation and a full feature set (see Table 3-4 for memory requirements). The use of flash memory allows software field upgrades. See the 56K Upgrading Instructions in the CL-MDK56XX-XX Applications Book for more information.

## 3.19 International Support

The FastPath chipsets support international applications. To obtain the settings for a particular country, download new modem specifications from the Cirrus Logic BBS and modify the firmware using the configuration utility supplied by Cirrus Logic.

### Table 3-4. Product Configuration Options

Feature Set	Parallel/Serial Host Interface	PC Card Host Interface	Program Memory Options	Buffer Memory (SRAM)	DSP Memory
Data, fax, voice	CL-MD5650	CL-MD5651T			
Data, fax, voice, speakerphone	CL-MD5652	CL-MD5653T	two 256K × 8;	32K × 8;	two 32K × 8;
Data, fax, voice, ITU-V.70 DSVD upgrade option, speakerphone	CL-MD5662T	CL-MD5663T	70 ns	25 ns	12 ns

For information on specific countries, contact your local Cirrus Logic sales office at the address listed on the back cover of this document.

Table 3-2. x2<sup>™</sup> and V.34 Transmit Tones


Tone	Value	Application
Calling topo	1100 Hz	Fax originator
Calling tone	1300 Hz	Data originator
Answer tone	2100 Hz	Data/fax (ITU-T)
Answer tone	2225 Hz	Data (Bell mode)
Guard tone	1800 Hz	Data/fax
Guard tone	550 Hz	(answer mode)

Dial Digit	Tone 1 (Hz)	Tone 2 (Hz)
0	941	1336
1	697	1209
2	697	1336
3	697	1447
4	770	1209
5	770	1336
6	770	1477
7	852	1209
8	852	1336
9	852	1447
*	941	1209
#	941	1447
A	697	1633
В	770	1633
С	852	1633
D	941	1633



## 4. HARDWARE INTERFACES

The 56-kbps FastPath chipsets support hardware interfaces for the host, flash memory, expansion bus, NVRAM, DAA, speaker, microphone, and general-purpose I/O functions. The hardware interfaces are demonstrated in Figure 4-1.







### 4.1 Host Interfaces

Some chipsets can support either a parallel or a serial host interface. The interface type is selected by connecting the  $\mu$ P HOSTSEL0/CS4\* and HOSTSEL1/CS5\* pins to V<sub>CC</sub> or ground through a resistor. Other chipsets support PC Card host interfaces.

### 4.1.1 Serial RS-232 Interface

The serial interface that supports TTL levels is compatible with an RS-232 interface.

### 4.1.2 Parallel Bus Interface

The parallel interface emulates the electrical and register functions of 16C550A and 16C450 UARTs. Upon modem reset, the UART interface defaults to a 16C450. The DTE can then configure the UART to function as a 16C550A UART. Table 4-2 on page 24 shows the UART register bit assignments.

The parallel UART interface can be selected to internally decode the addresses for COM ports 1 through 4 using the COMSEL0 and COMSEL1 settings. For applications not using COM ports 1 through 4, the standard method of selecting the modem with external address decoding also is provided. The type of address decoding is selected by either asserting or deasserting the signal at the  $\mu$ P HOSTSEL0 and HOSTSEL1 hardware pins.

The parallel UART also provides an internal tristate bus interface that eliminates the need for external bus drivers between the host bus and the modem UART. These features eliminate the need for a 74HCT245 and a 74HCT30 device, and they facilitate system designs with lower chip counts, power requirements, and costs.

### 4.1.3 Plug-and-Play Interface

Additionally, the chipsets support a parallel plugand-play host interface. The chipset allows an OEM to design one board to support both plugand-play and non-plug-and-play PC bus applications. The additional plug-and-play pin requirements are described in Section 7.1.1 on page 48.

### 4.1.4 PC Card Interface

The CL-MD56XX family integrates a PC Card host interface that allows the modem to be connected directly to a PC Card bus without additional hardware. This host interface also provides a 16C450/16C550 register-compatible UART. Upon modem reset, the UART interface defaults to a 16C450 emulation. The DTE can then configure the UART to function as a 16C550A. Table 4-2 on page 24 shows the UART register bit assignments.

A built-in CIS (card information structure) eliminates the need for an external CIS ROM. The CIS contents are stored in the external  $\mu$ P microcontroller memory (such as flash ROM or EPROM).

To customize the modem design, the factory default CIS can be overridden by changing the microcontroller firmware CIS contents using the modem's configuration utility program.

### 4.2 Flash Interface

A flash interface allows OEMs and end users to quickly and easily download new features as they become available. The FastPath flash interface works with the parallel and PC Card host interfaces and allows the microcontroller firmware code to be downloaded from a PC to the modem flash ROM or RAM. When firmware is downloaded, it goes through the UART interface, thus eliminating the need for the additional address space and extra hardware required by competing designs.

## 4.3 Expansion Bus Interface

An expansion bus provides access to external memory and circuitry. The expansion bus is used for the  $\mu$ P microcontroller firmware and SRAM. The  $\mu$ P's firmware bus access time is 70 ns for the  $\mu$ P's flash ROM, RAM, or EPROM. For standard products, this memory device can be 128K × 16 bits or 256K × 8 bits. Additional memory can be required for special applications.

A  $32K \times 8$  bit, 25-ns SRAM is required for all CL-MD56XX-based modems. The SRAM is used to buffer data during data, voice, DSVD, fax, and V.42/MNP modes of operation. See Table 4-1 on page 23 for expansion bus access times.

May 1997



Table 4-1.	Expansion Bus Access Times

Memory	Access Times
EPROM flash 128K × 16 bits	150 ns
EPROM flash 256K × 8 bits	70 ns
SRAM 32K × 8 bits	25 ns

### 4.4 NVRAM Interface

A serial interface is provided for a 2K (× 8 configuration) non-volatile RAM (NVRAM). An NVRAM can be used for storing modem configurations and telephone numbers. Plug-and-play designs require NVRAM to store the board's serial number information.

## 4.5 DAA Interface

A DAA (Data Access Arrangement) is the interface between the modem chipset and the telephone network. The DAA interface controls the telephone line off-hook relays, detects ring signals, and transmits and receives analog signals.

### 4.6 Speaker Interface

The SAFE device internally implements both the volume control and amplifier necessary to drive an external speaker. The output of the internal ampli-

fier can be connected directly to a speaker or to the input of the host speaker amplifier. The internal amplifier is capable of driving a minimum load of 8  $\Omega$  up to a maximum load of 100  $\Omega$ . The speaker volume is controlled by the **ATLn** command.

## 4.7 Microphone Interface

The CL-MD1724 or CL-MD1724T SAFE device provides a microphone interface that connects a microphone or handset to the modem with a minimum of external parts. This microphone input can then be used for local Voice record mode or for Telephone-Emulation mode.

### 4.8 General-Purpose I/O Interface

To customize the modem design, the  $\mu$ P provides 24 general-purpose pins that can be used to control or monitor external circuitry.

Some of the general-purpose pins can be configured for specific functions (such as a Caller ID relay, CIDREL\*). Pin functions can be selected using the  $\mu$ P firmware's configuration utility program. Some Voice mode functions are enhanced by adding external circuitry for remote hang-up detection, extension phone pickup, or hang-up detection (see Table 5-7 on page 35).

# U.S. Robotics<sup>®</sup> x2<sup>™</sup> Technology Standard

The Cirrus Logic CL-MD56XX modem chipsets are compliant with the U.S. Robotics<sup>®</sup> x2<sup>™</sup> Technology standard.



### Table 4-2. Parallel Host Interface UART Register Bit Assignments

REGISTER	REGISTER				BIT NUMB	ER			
ADDRESS	NAME	7	6	5	4	3	2	1	0
7	Scratch Register (SCR)		Scratch Register (SCR)						
6	Modem Status Register (MSR)	Data Carrier Detect (DCD)	Ring Indicator (RI)	Data Set Ready (DSR)	Clear to Send (CTS)	Delta Data Carrier Detect (DDCDD)	Trailing Edge of Ring Indicator (TERI)	Delta Data Set Ready (DDSR)	Delta Clear to Send (DCTS)
5	Line Status Register (LSR)	Error in RCVR FIFO (Note 1)	Transmitter Empty (TEMT)	Transmitter Holding Register Empty (THRE)	Break Interrupt (BI)	Framing Error (FE)	Parity Error (PE)	Overrun Error (OE)	Data Ready (DR)
4	Modem Control Register (MCR)	0	0	0	Loop	Out 2	Out 1	Request to Send (RTS)	Data Terminal Ready (DTR)
3	Line Control Register (LCR)	Divisor Latch Access Bit (DLAB)	Set Break (SBRK)	Stick Parity (SPAR)	Even Parity Select (EPS)	Parity Enable (PEN)	Number of Stop Bits (STB)	Word Length Select Bit 1 (WLS1)	Word Length Select Bit 0 (WLS0)
2	FIFO Control Register [Write only] (FCR)	RCVR Trigger (MSB)	RCVR Trigger (LSB)	Reserved	Reserved	Reserved	XMIT FIFO Reset (XFIFOR)	RCVR FIFO Reset (RFIFOR)	FIFO Enable (FIFOE)
2	Interrupt Identity Register [Read only] (IIR)	FIFOs Enabled (See note)	FIFOs Enabled (See note)	0	0	Interrupt ID Bit 2 (See note )	Interrupt ID Bit 1	Interrupt ID Bit 0	ʻ0' if Interrupt pending
1 DLAB=0	Interrupt Enable Register (IER)	0	0	0	0	Modem Status Interrupt Enable (MSIE)	Receiver Line Status Interrupt Enable (RLSIE)	Transmitter Holding Reg. Empty Int. Enable (THREIE)	Received Data Available Int. Enable (RDAIE)
0 DLAB=0	Transmit Holding Register [Write only] (THR)			Transmit Hold	ling Register (TF	IR) [Write only]			
0 DLAB=0	Receiver Buffer Register [Read only] (RBR)		Receiver Buffer Register (RBR) [Read only]						
1 DLAB=1	Divisor Latch (MS) (DLM)		Divisor Latch (MS)						
0 DLAB=1	Divisor Latch (LS) (DLL)				Divisor Latch (L	S)			

**NOTE:** These bits are always '0' in 16C450 mode.



# 5. AT COMMAND SET

## 5.1 AT Command Descriptions

The CL-MD56XX's AT command set and S-registers are divided into four categories: Group 3 fax, data, V.42/MNP, and voice. Summaries of all commands are provided in Table 5-1 on page 26 through Table 5-15 on page 41. Table 5-13 on page 39 provides a summary of all S-registers.

All command lines sent to the modem, except for **A**/, must be preceded by an 'AT' and terminated by the contents of S-register **S3** (typically a carriage return <CR>). AT stands for 'attention' and prompts the modem to receive a command line from the DTE. A <CR> informs the modem that the entire command string has been transmitted and to begin processing all the commands in the command line. A command line can include one or more AT commands. The commands can be separated by a space, if desired, but no punctuation is needed except for fax and voice commands. In a multiple-command line, fax and voice AT commands must be separated from following commands by a semicolon (;).

Examples:

```
ATS1?<CR>
A/
AT &F &D2 +FCLASS=?<CR>
AT +FCLASS=80; S0=1<CR>
```

The modem provides status information to the DTE in the form of response codes. The supported response codes are listed in Table 5-14 on page 40.

After sending an AT command string to the modem, the DTE must wait for a response code from the modem before sending a new AT command string to the modem.

### 5.2 AT Escape Sequences

The CL-MD56XX provides two industry-standard escape sequences: the Hayes<sup>®</sup> Escape Sequence and the Time Independent Escape Sequence (TIES).

Currently, most modems implement the Hayes Escape Sequence; but because licensing can be required, the 56-kbps chipsets include TIES as an alternative. TIES is designed to work with existing communication software written for the Hayes Escape Sequence.

## TIES/Hayes<sup>®</sup> Escape Sequences

The Cirrus Logic CL-MD56XX modem chipset is manufactured with TIES (Time Independent Escape Sequence) as the default setting. It is Hayes' position that you must have a valid license from Hayes Micro Computer of Norcross, Georgia, before producing modem systems that use the Hayes Escape Sequence.

Cirrus Logic accepts no responsibility and does not indemnify nor in any way provide protection for patent or possible patent violations to its customers or users of its products.



### Table 5-1. Basic Data AT Commands

Note	Command	Function	Default	Range	Reported by &Vn
**	Α/	Repeat last command	none	-	no
	А	Answer	none	-	no
*	Bn	Select ITU-T or Bell	1	0–3	yes
	В0	Selects ITU-T V.22 at 1200 bps and ITU-T V.21 at 300 bps			
	B1	Selects Bell 212A at 1200 bps and Bell 103J at 300 bps			
	B2	Selects ITU-T V.23 only. The originating modem transmits at 75 bps (and receives at 1200 bps); the answering modem receives at 75 bps (and transmits at 1200 bps)			
	В3	Selects ITU-T V.23 only. The originating modem transmits at 1200 bps (and receives at 75 bps); the answering modem receives at 1200 bps (and transmits at 75 bps)			
	Cn	Carrier control option	1	0, 1	no
	C0	Transmit carrier always off			
	C1	Normal transmit carrier			
	D	Dial command	none	-	no
*	En	Command mode echo	1	0, 1	yes
	E0	Disables echo			
	E1	Enables echo			
	Fn	Online echo	1	0, 1	no
	F0	Enables online echo			
	F1	Disables online echo			
	Hn	Switch hook control	0	0, 1	no
	H0	Hangs up the telephone line			
	H1	Picks up the telephone line			
	In	Identification/checksum option	0	0–14, 20–24	no
	10	Reports product code			
	l1	Reports modem chip firmware version			
	12	Verifies ROM checksum			
	13	Reports chipset name			
	14	Reserved			
	15	Reserved for modem chip hardware configuration			
	16	Country code			
	17	Version of board manufacturer firmware			
	18	Features of modem firmware			
	110	Modem board configuration — bits set by board manufacturer			



Table 5-1.	<b>Basic Data AT</b>	Commands (	(cont.)

Note	Command	Function	Default	Range	Reported by &Vn
	11	Modem board configuration — bits set by board manufacturer			
	l14	SAFE device			
	120	Cirrus Logic silicon version			
	l21	Cirrus Logic firmware version			
	122	Cirrus Logic manufacturer name			
	123	Cirrus Logic product model			
*	Ln	Speaker volume control	2	0–3	yes
	LO	Low speaker volume			
	L1	Low speaker volume			
	L2	Medium speaker volume			
	L3	High speaker volume			
*	Mn	Speaker control	1	0–3	yes
	MO	Speaker always off			
	M1	Speaker on until carrier present			
	M2	Speaker always on			
	M3	Speaker off during dialing; speaker on until carrier present			
*	Nn	Select data rate handshake	1	0, 1	yes
	NO	Handshake only at DTE-to-modem data rate			
	N1	Begins handshake at DTE-to-modem data rate and falls to highest compatible rate			
	On	Go online	0	0, 1	no
	O0	Returns modem to Data mode			
	01	Retrains equalizer and then returns to Data mode			
*	Р	Select pulse dialing	none	-	yes
*	Qn	Result code display control	0	0, 1	yes
	Q0	Enables result codes			
	Q1	Disables result codes			
	Sn	Select an S-register	none	0–37	no
	Sn=x	Write to an S-register	none	n=0-37 x=0-255	no
	Sn?	Read from an S-register	none	0–37	no
*	Т	Select tone dialing	none	-	no
*	Vn	Result code form	1	0, 1	yes
	V0	Choose numeric form			
	V1	Choose verbose (text) form			



## Table 5-1. Basic Data AT Commands (cont.)

Note	Command	Function	Default	Range	Reported by &Vn
*	Wn	Response code data rate	0	0-4	yes
	W0	Reports DTE speed response codes			
	W1	Reports DTE speed response codes			
	W2	Reports DCE speed response codes			
	W3	Reports DTE speed response codes and information on error correction and data compression			
	W4	Reports protocol, data compression, and DTE data rate			
*	Xn	Result code type	4	0-4	yes
	X0	Enables result codes 0–4; disables detection of busy and dial tone			
	X1	Enables result codes 0–5, 10, and above; disables busy and dial tone detection			
	X2	Enables result codes 0–6 and 10 and above; disables busy detection and enables dial tone detection			
	Х3	Enables result codes 0–5, 7, and 10 and above; enables busy detection and disables dial tone detection			
	X4	Enables result codes 0–7 and 10 and above; enables busy and dial tone detection			
*	Yn	Long space disconnect	0	0, 1	yes
	Y0	Disables long space disconnect			
	Y1	Enables long space disconnect			
	Zn	Recall stored profile	0	0, 1	no
	Z0	Resets modem and recalls user profile 0			
	Z1	Resets modem and recalls user profile 1			
*	&Cn	DCD (data carrier detect) option	1	0, 1	yes
	&C0	Ignores remote modem status; DCD always on			
	&C1	DCD set according to remote modem status			
	&Dn	DTR (data terminal ready) option	2	0–3	yes
	&D0	In Async mode, modem ignores DTR			
	&D1	Modem switches from data mode to com- mand mode when an on-to-off transition of DTR occurs			
	&D2	When DTR switches off, the modem goes on- hook and disables Auto-answer mode; when DTR switches on, auto-answer is enabled			
	&D3	Turning off DTR re-initializes the modem and resets values except UART registers			
	&F	Load factory defaults	none	_	no



Table 5-1.	Basic Data AT	Commands (	cont.)	

Note	Command	Function	Default	Range	Reported by &Vn
*	&Gn	Guard tone option (1200 bps and 2400 bps only)	0	0–2	yes
	&G0	Disables guard tone			
	&G1	Enables 550-Hz guard tone			
	&G2	Enables 1800-Hz guard tone			
*	&Jn	Auxiliary relay control	0	0, 1	yes
	&J0	Auxiliary relay never operated			
	&J1	Activates auxiliary relay when modem is off- hook			
	&Kn	Select serial flow control	3	0, 3, 4	yes
	&K0	Disables flow control			
	&K3	Bidirectional hardware flow control			
	&K4	XON/XOFF software flow control			
*	&M0	Communication mode option — modem supports only Async mode	0	0	no
*	&Pn	Dial pulse ratio	0	0, 1	yes
	&P0	Sets 10-pps pulse dial with 39%/61% make- break			
	&P1	Sets 10-pps pulse dial with 33%/67% make- break			
*	&Q0	Communication mode option — modem supports only Async mode	0	0	yes
*	&Sn	DSR (data set ready) option	0	0, 1	yes
	&S0	DSR is always active			
	&S1	DSR active only during handshaking and when carrier is lost			
	&Tn	Self test commands (not x2 mode)	0	0–8	no
	&T0	Terminates test in progress			
	&T1	Initiates local analog loopback			
	&T4	Grants RDL request from remote modem			
	&T5	Denies RDL request from remote modem			
	&T6	Initiates remote digital loopback			
	&T7	Starts remote digital loopback with self-test			
	&Т8	Initiates local analog loopback with self-test			
*	&Un	Disable Trellis coding	0	0, 1	yes
	&U0	Enables Trellis coding with QAM as fallback			
	&U1	QAM modulation only			
	&Vn	View active and stored profiles	0	0, 1, 3	no
	&V0	View stored profile 0			
	&V1	View stored profile 1			



Table 5-1.	Basic Data AT	Commands (cont.)
------------	---------------	------------------

Note	Command	Function	Default	Range	Reported by &Vn
	&V3	View relay and general-purpose input-output status			
	&Wn	Stored active profile	0	0, 1	no
	&W0	Store in user profile 0			
	&W1	Store in user profile 1			
*	&Yn	Select stored profile on power up	0	0, 1	yes
	&Y0	Recall stored profile 0 on power-up			
	&Y1	Recall stored profile 1 on power-up			
	&Zn=x	Store telephone number (up to 30 digits) to location 'n' (0–3)	none	n = 0-3 x = 0-9 A B C D # * T P R W @ , ! ;	no
*	%En	Auto-retrain control	1	0, 1	yes
	%E0	Disables auto-retrain			
	%E1	Enables auto-retrain			
*	%Gn	Rate renegotiation	0	0, 1	yes
	%G0	Disabled			
	%G1	Enabled			
*	-Cn	Generate data modem calling tone	1	0–2	yes
	-C0	Calling tone disabled			
	-C1	1300-Hz calling tone enabled			
	-C2	V.8 calling tone and 1300-Hz calling tone			
	+GMI?	Identify modem manufacturer	none	-	no
	+GMM?	Identify product model	none	-	no
	+GMR?	Identify product revision	none	-	no
	+MS=m	Modulation selections	VX2, 1, 300, 0	See note <sup>a</sup>	no

<sup>a</sup> See full command description in the CL-MD56XX Programmer's Guide for parameter ranges. For Data mode, the factory default setting is AT+MS=VX2, 1, 300, 0 to send at speeds of 31,200 bps or below and receive at speeds of 53,333 bps and below.

\* Value saved in NVRAM.

\*\* Command not preceded by an 'AT'.



Note	Command	Function	Default	Range	Reported by &Vn
*	%An	Set auto-reliable fallback character	13	0–127	yes
*	%Cn	MNP 5 data compression control	1	0, 1	yes
	%C0	No compression			
	%C1	Enables MNP5 data compression			
*	∖An	MNP block size	3	0–3	yes
	\A0	Maximum 64 characters			
	\A1	Maximum 128 characters			
	\A2	Maximum 192 characters			
	\A3	Maximum 256 characters			
*	∖Bn	Transmit break	none	0–9	no
*	\Cn	Set auto-reliable buffer	0	0–2	yes
	\C0	No data buffering			
	\C1	Four-second buffer until 200 characters in the buffer or detection of a SYN character			
	\C2	No buffering. Connects non-V.42 modems to V.42 modem			
*	\Gn	Set modem port flow control	0	0, 1	yes
	\G0	Disables port flow control			
	\G1	Sets port flow control to XON/XOFF			
*	∖Jn	bps rate adjust control	0	0, 1	yes
	\J0	Disables rate adjust			
	\J1	Enables rate adjust			
*	\Kn	Set break control	5	0–5	yes
	In connect sta	te, transmits break to remote (if in Reliable mo	ode):		
	\K0, 2, 4	Enters Command mode, no break sent			
	\K1	Destructive/expedited			
	\K3	Nondestructive/expedited			
	\K5	Nondestructive/nonexpedited			
	In command s	state, transmits break to remote (if in Reliable i	mode):		
	\K0, 1	Destructive/expedited			
	\K2, 3	Nondestructive/expedited			
	\K4, 5	Nondestructive/nonexpedited			
	In connect sta	te, receives break at modem port (if in Direct	mode):		
	\K0, 2, 4	Immediately sends break and enters com- mand state			
	\K1, 3, 5	Immediately sends the break through			
	In connect sta	te, receives break at modem port and sends t	o serial port:		1
	\K0, 1	Destructive/expedited			
	\K2, 3	Nondestructive/expedited			

Table 5-2.	V.42 / V.42 bis MNP <sup>®</sup> AT Command	ds
------------	---	----



Table 5-2.	V.42 / V.42 bis MNP <sup>®</sup> AT Commands (cont.)
------------	--

Note	Command Function		Default	Range	Reported by &Vn	
	\K4, 5	Nondestructive/nonexpedited				
*	\ <b>N</b> n	Set operating mode	3	0–4	yes	
	\N0, 1	Selects Buffer (Normal) mode with speed buffering				
	\N2	Selects MNP Reliable mode				
	\N3	Selects V.42 Auto-reliable mode				
	\N4	Selects V.42 Reliable mode				
	\0	Originate reliable link	none	_	no	
*	∖Qn	Set serial port flow control	3	0–3	yes	
	\Q0	Disables flow control				
	\Q1	XON/XOFF software flow control				
	\Q2	Unidirectional hardware flow control				
	\Q3	Bidirectional hardware flow control				
*	\T0	Disables inactivity timer	0	0–90	yes	
	\U	Accept reliable link	none	_	no	
*	∖Xn	Set XON/XOFF pass-through	0	0, 1	yes	
	\X0	Processes flow control characters				
	\X1	Processes flow control characters and passes to local or remote				
	١Y	Switch to Reliable mode	none	_	no	
	١Z	Switch to Normal mode	none	_	no	
*	-Jn	Set V.42 detect phase	1	0, 1	yes	
	-JO	Disables the V.42 detect phase				
	-J1	Enables the V.42 detect phase				
*	"Hn	V.42 bis compression control	3	0–3	yes	
	"H0	Disables V.42 bis				
	"H1	Enables V.42 bis only when transmitting data				
	"H2	Enables V.42 bis only when receiving data				
	"H3	Enables V.42 bis for both transmitting and receiving data				
	"On	V.42 bis string length	32	6–250	yes	

\* Value saved in NVRAM.



Command	Function	Default	Range	Reported by &Vn
+FMDL?	Identifies product model	none	-	no
+FMFR?	Identifies modem manufacturer	none	-	no
+FMI?	Identifies modem manufacturer	none	-	no
+FMM?	Identifies product model	none	-	no
+FMR?	Identifies product version num- ber	none	-	no
+FREV?	Identifies product version num- ber	none	-	no

## Table 5-3. Fax Identity Commands

 Table 5-4.
 Fax Class 1 AT Commands

Command	Function	Default	Range	Reported by &Vn
+FAE=n	Fax/data autorecognition	0	0, 1	no
+FCLASS=1	Mode selection	0	0, 1, 8, 80	yes
+FRH=n	Receive HDLC data	DLC data none 3		no
+FRM=n	Receive data	none	24, 48, 72, 73, 74, 96, 97, 98, 121, 122, 145, 146	no
+FRS=n	Wait for silence	none	1–255	no
+FTH=n	Transmit HDLC data	none	3	no
+FTM=n	Transmit data	none	24, 48, 72, 73, 74, 96, 97, 98, 121, 122, 145, 146	no
+FTS=n	Stop transmission and pause	none	0–255	no



### Table 5-5. IS-101 Voice AT Commands

Command	Function	Default	Range	Reported by &Vn
+FCLASS=8	Voice mode selection	0	0, 1, 8, 80	yes
+FLO=n	Flow Control Select	1	0–2	no
+VBT=m	Buffer threshold setting	192, 320	192, 320	no
+VCID=n	Caller ID selection	0*	0–2	no
#VCSD=n	Voice command mode silence detection	0	0, 1	no
+VDR=m	Distinctive Ring selection	0,0	0–255, 0–255	no
+VEM=m	Event reporting and masking	'C' BB860980 BFE63883 BB863EE0	-	no
+VGM=n	Speakerphone microphone gain	128	121–131	no
+VGR=n	Receive gain selection	128	121–131	no
+VGS=n	Speakerphone speaker gain	128	121-131	no
+VGT=n	Volume selection	128	121–131	no
+VIP	Initialize parameter	-	-	no
+VIT=n	DTE/DCE inactivity timer	0	0–255	no
+VLS=n	Relay/speaker control	0	0–16	no
+VNH=n	Automatic hang-up control	0	0–2	no
+VRA=n	Ringback-goes-away timer	50	0–50	no
+VRN=n	Ringback-never-appeared timer	10	0–255	no
+VRX	Record mode	none	-	no
+VSD=m	Silence detection (quiet and silence)	128, 50	See note	no
+VSM=m	Compression method selection	140, 8000, 0, 0	See note	no
+VSP=n	Speakerphone on/off control	0	0, 1	no
#VSPS=n	Speakerphone type selection	manufacturer- specified	0, 1	no
+VTD=n	Beep tone duration timer	100	5–255	no
+VTS=m	DTMF and tone generation	none	See note	no
+VTX	Play mode	none	_	no

NOTE: See this command's description in the CL-MD56XX Programmer's Guide for range information.

\* The noted parameters, commands, and responses depend on the capability to receive.



Response	Hex Code	Function
<nul></nul>	00	Do nothing
<dle></dle>	10	Two contiguous <dle><dle> codes indicate a single <dle> in the data stream</dle></dle></dle>
<sub></sub>	1A	<dle><dle> in data stream</dle></dle>
<etx></etx>	03	End transmit data state
/	2F	Start of DTMF tone shielding
~	7F	DTMF transition to off
u	75	Bump up the volume
d	64	Bump down the volume
<esc></esc>	1B	End receive data state
!	21	Receive data abort
<can></can>	18	Clear transmit buffer of voice data
<fs></fs>	1C	Concatenate transmit data streams
?	3F	Transmit buffer space available query

Table 5-6. Voice DTE→DCE Character Pairs

### Table 5-7. Voice DTE←DCE Character Pairs

Response	Hex Code	Function
<dle></dle>	10	Single <dle> character in the data stream</dle>
<sub></sub>	1A	<dle><dle> in data stream</dle></dle>
<etx></etx>	3	End of Record mode data
X	58	Packet header for 'Complex Event Detection Report'
	2E	Packet terminator for the 'Complex Event Detection Report'
/	2F	Start of DTMF tone shielding
~	7E	DTMF transition to off
0–9	30–39	DTMF tones 0–9
A–D	41–44	DTMF tones A–D
*	2A	DTMF tone *
#	23	DTMF tone #
0	6F	Receive buffer overrun
С	63	1100-Hz fax calling tone
е	65	1300-Hz data calling tone
h	68	Local phone goes on hook
Н	48	Local phone goes off hook
S	73	Presumed hang-up silence time-out
q	71	Presumed end-of-message quiet time-out
I	6C	Loop current interruption
L	4C	Loop current polarity reversal
r	72	Ringback



Table 5-7.	Voice DTE←DCE Character Pairs (cont.)

Response	Hex Code	Function
b	62	Busy/reorder/fast busy
d	64	Dial tone detected
u	75	Transmit buffer under-run
р	70	Line voltage increase (extension phone goes on-hook)
Р	50	Line voltage decrease (extension phone goes off-hook)
a	61	Fax or data answer tone (2100 Hz)
f	66	Data answer detected (2225 Hz)
R	52	Incoming ring
% ' (,)	25, 26, 27, 28, 29	Manufacturer-specified

## Table 5-8. V.80 Videoconferencing Mode Commands

Command	Function	Default	Range	Reported by &Vn
FCLASS=0	Mode selection	0	0, 1, 8, 80	yes
+A8E=m	V.8 and V.8 bis operation controls	1, 1, C1, 0, ,	See note <sup>a</sup>	no
+ES=m	Error control selection	3, 0, 2	See note <sup>a</sup>	no
+ESA=m	Synchronous access mode configuration	0, 0, 1, , 0, 0, 126,	See note <sup>a</sup>	no
+ITF=m	Transmit flow control thresholds	320, 192, 0	See note <sup>a</sup>	no
8-bit in-band controls: <em><hex code=""></hex></em>	In-band commands and indications for use in synchronous access mode only	none	See note <sup>a</sup>	no

<sup>a</sup> See the CL-MD56XX Programmer's Guide for complete command descriptions.



Command	Default	Function
+FCLASS=80	0	Mode selection
+FLO=n	1	Flow control select
+FPR	4	Select DTE/DCE Interface Rate -turn on/off autobaud
-SAC	-	Accept Data mode request
-SCD	-	Capabilities data
-SDA	-	Start modem Data mode
-SDS	_	Disable switchhook status monitoring (required if DCE implements switchhook status monitoring and is used with a handset adapter)
-SER?	-	Error status (read only)
-SFX	-	Start Fax data mode
-SIC	-	Reset capabilities to default setting
-SIP	-	Initialize VoiceView parameters
-SQR	-	Capabilities query response control
-SSP	-	VoiceView transmission speed
-SSQ	-	Start capabilities query
-SSR	-	Start sequence response control
-SVV	-	Start VoiceView data mode
+VGM=n	128	Speakerphone microphone gain
+VGS=n	128	Speakerphone speaker gain
+VLS=n	0	Analog source/destination selection
+VSP=n	0	Speakerphone on/off control

## Table 5-9. VoiceView<sup>™</sup> Commands

## Table 5-10. VoiceView<sup>™</sup> Response Codes

Response	Function			
-SFA	Fax data mode start sequence event (mandatory only if Fax data mode is supported)			
-SMD	Modem Data mode start sequence event (mandatory only if modem Data mode is supported)			
-SRA	Receive ADSI response event			
-SRC:	Receive capabilities information event			
-SRQ	Receive capabilities query event			
-SSV	VoiceView data mode start sequence event			
-STO	Talk-off event			



## Table 5-11. VoiceView<sup>™</sup> <DLE> Character Pairs

Command	Function
<can></can>	Abort data transfer in progress
<eot></eot>	End of message marker, final message of transaction, no response accepted
<esc></esc>	End of message marker, DCE shall immediately return to Voice mode
<etb></etb>	End of message marker, final response requested, after which the trans- action terminates
<etx></etx>	End of message marker, continue transaction, response requested

#### Table 5-12. Dial Modifiers

Command	Function
0 to 9	Dialing digits
A, B, C, D, *, #	Tone dial characters
Р	Pulse dial
R	Reverse Originate mode
S=n	Dial NVRAM telephone number
Т	Tone dial
W	Wait for dial tone
,	Pause
!	Flash hook
@	Wait for quiet answer
;	Return to command state
-()	Ignored by modem



Table 5-13.	S-Registers	Summary
-------------	-------------	---------

Note	Register	gister Function		Range	Units	Reported by &Vn
*	S0	No. of rings to auto-answer on	0	0–255	ring	yes
	S1	Ring count	0	0–255	ring	yes
*	S2	Escape character	43	0–127	ASCII	yes
	S3	Carriage return character	13	0–127	ASCII	yes
	S4	Line feed character	10	0–127	ASCII	yes
	S5	Backspace character	8	0–32, 127	ASCII	yes
*	S6	Wait before dialing	2	2–255	second	yes
*	S7	Wait for carrier	60	1–255	second	yes
*	S8	Pause time for dial modifier	2	0–255	second	yes
*	S9	Carrier recovery time	6	1–255	0.1 second	yes
*	S10	Lost carrier hang up delay	14	1–255	0.1 second	yes
*	S11	DTMF dialing speed	70	50–255	ms	yes
*	S12	Guard Time	50	0–255	(0.02 second)	yes
*	S14	Bit-mapped options	170	-	-	no
	S16	Modem test options	0	-	-	no
*	S18	Modem test timer	0	0–255	second	yes
*	S21	Bit-mapped options	48	-	-	no
*	S22	Bit-mapped options	118	-	-	no
*	S23	Bit-mapped options	none	-	-	no
*	S25	Detect DTR change	5	0–255	0.01 second	yes
*	S27	Bit-mapped options	64	-	-	no
*	S30	Disconnect inactivity timer	0	0–255	minute	yes
*	S31	Bit-mapped options	none	-	-	no
*	S32	x2 mode enable	32	0–255	-	yes
*	S33	Sleep mode timer	10	0–90	second	yes
*	S37	Maximum line speed attempted	0	0–35	_	yes

\* Value saved in NVRAM.

NOTE: The manufacturing only S-registers S91 and S92 are listed in Table 5-15 on page 41.



Numeric Code	Verbose Code
0	ОК
1	CONNECT
2	RING
3	NO CARRIER
4	ERROR
5	CONNECT 1200
6	NO DIAL TONE
7	BUSY
8	NO ANSWER
23	CONNECT 75/1200
22	CONNECT1200/75
10	CONNECT 2400
11	CONNECT 4800
24	CONNECT 7200
12	CONNECT 9600
25	CONNECT 12000
13	CONNECT 14400
59	CONNECT 16800
14	CONNECT 19200
61	CONNECT 21600
62	CONNECT 24000
63	CONNECT 26400
64	CONNECT 28800
65	CONNECT 31200
33	CONNECT 33333
66	CONNECT 33600
34	CONNECT 37333
28	CONNECT 38400
35	CONNECT 41333
36	CONNECT 42666
37	CONNECT 44000
38	CONNECT 45333
39	CONNECT 46666
42	CONNECT 48000
43	CONNECT 49333
53	CONNECT 50666
54	CONNECT 52000
55	CONNECT 53333
56	CONNECT 54666



Numeric Code	Verbose Code		
57	CONNECT 56000		
58	CONNECT 57333		
18	CONNECT 57600		
31	CONNECT 115200		
45	RINGBACK		
See Note	CONNECT (DTE data rate) /(modulation)/(error correction)/(data com- pression) / TX:(DCE transmit data rate) / RX:(DCE receive data rate)		

Table 5-14. DTE-Modem Data Rate Response Codes (c	cont.)	
---	--------	--

**NOTE:** This verbose response code is used to evaluate the modem connection and is enabled by the **W3** AT command. All other 'CONNECT' messages are used for **W0–W2** AT commands.

When the modem is configured for text responses V1, the W3 verbose response codes provide information about the DTE data rate, connection modulation, error correction protocol, data compression, and modem-to-modem data rate. When the modem is configured for W3 and numeric responses V0, the modem responds as if it were set up for W0.

Note	Command	Function	Default	Range
	%L	Receive line signal level	none	-
*	*NCnn	Country Select	0	-
	!P=m	Set plug-and-play board serial number	plug-and-play board serial number none 0-255, 0-2	
*	S91	Data transmit level	10	0–15
*	S92	Fax transmit level	10	0–15
	-Tn	Generate continuous DTMF tones	7	6, 7
	#VGP0=n	Read/write to general-purpose pins 0-7	See note	-
	#VGP1=n	Read/write to general-purpose pins 8-15	See note	-
	#VGP2=n	Read/write to general-purpose pins 16-23	See note	-

#### Table 5-15. Manufacturing-Only Commands <sup>a</sup>

<sup>a</sup> These commands are meant to be used by the board manufacturer and not in generic applications software for end users.

\* Value saved in NVRAM.

**NOTE:** Default values for **#VGP0–2 =n** are dependent on board design.



Notes


May 1997



# 6. PIN DIAGRAMS


## 6.1 Microprocessor (μP) Pin Diagrams (CL-MD4450C)

#### 6.1.1 $\mu$ P Parallel and Plug-and-Play (128-pin SQFP) Pin Diagram













## 6.1.3 μP PC Card (PCMCIA) Pin Diagram (128-pin VQFP)






## 6.2 Digital Signal Processor (DSP) Pin Diagrams

### 6.2.1 DSP CL-MD5650D Pin Diagram (128-pin SQFP)






#### 6.2.2 DSP PC Card CL-MD5651DT / 5660DT Pin Diagram (128-pin VQFP)





## 6.3 SAFE Pin Diagram (44-pin VQFP)



# 7. PIN DESCRIPTIONS

## 7.1 Microprocessor (µP) Pin Description

This section describes the microprocessor hardware pins. The following conventions are used in the pin assignment tables: (\*) denotes an active-low signal (all other pin are active-high); I = input; I/O = input/out-put; O = output; OD = open-drain output; OT = open-collector output when function enabled and high-impedance when function disabled; GND = ground; AGND = analog ground; and PWR = power supply.

### 7.1.1 µP Host Interface Pin Descriptions

The function of these pins depends on the signal levels at HOSTSEL[0–1]. The pin requirements for serial interfaces and for ISA parallel and ISA parallel plug-and-play interfaces are provided in Table 7-1 on page 49. The PC Card interfaces use these pins differently (see Section 7.1.1.4 on page 55). Descriptions of the pins are given in the following sections.

May 1997



Host Interface	μ <b>P Pins</b>						
	HOST- SEL1	HOST- SEL0	HCS*/ CACK*	COM- SEL[0–1]	AEN, HA[0–9]	GPIO[11–14]/ HA[12–15]	GPIO20/ECLED* and GPIO21/TMLED*
Serial See Note 1	0	0	Con- nected with 47 kΩ resistor	RTS*/ DTR*	HA [0–3] con- nected high	GPIO[11-14] or FAXLED*, VOCLED*, AALED*, HSLED*	GPIO[20–21] or ECLED*, TMLED*
Parallel with plug- and-play (internal address decode) See notes 2, 3 and 4	0	1	No connect	HA[10–11]	AEN HA[0–9]	HA[12–15]	GPIO[20-21]
Parallel with exter- nal address decode See Note 4	1	0	HCS*	See Note 5	HA[0–2] See Note 6	GPIO[11-14]	GPIO[20-21]
Parallel with inter- nal address decode See notes 3 and 4	1	1	No connect	COM- SEL[0–1]	AEN, HA[0–9]	GPIO[11-14]	GPIO[20-21]]

Table 7-1.	Pin Requirements for	or a Given Host Interface
------------	----------------------	---------------------------

#### NOTES:

- 1 The GPIO pins can be used as the LED drivers for HSLED\*, AALED\*, VOCLED\*, FAXLED\*, ECLED\*, and TMLED\*. Additional LEDs for off-hook (OH), carrier detect (CD), data terminal ready (TR), modem ready (MR), and DSVD can be connected to the RS-232 signals and the modem relay control signals (OHREL\* and DSVD\*).
- 2 For plug-and-play designs, as many as seven host interrupt pins are supported (HINT[A–G]). For plug-and-play designs, ISA HA[10] connects to COMSEL0, HA[11] connects to COMSEL1, and HA[12–15] connect to GPIO[11–14]/HA[12–15]. See the modem configuration utility to configure these pins for Plug-and-Play mode.
- 3 A single modem board can be designed to support both parallel non-Plug-and-Play mode and parallel Plug-and-Play mode. This is accomplished by connecting HOSTSEL0 through a resistor to V<sub>CC</sub>. HOSTSEL1 then configures the modem for either Plug-and-Play or non-Plug-and-Play mode.
- 4 In parallel non-Plug-and-Play mode, all HINT lines [A–G] are connected together. In Plug-and-Play mode, the HINT lines are independent. When one interrupt is enabled, then the rest are tristate.
- 5 Connect COMSEL[0–1] to either V<sub>CC</sub> or ground. Do not leave these pins unconnected.
- 6 Connect HA[0-2] to the PC bus; connect AEN and HA[3-9] pins to V<sub>CC</sub> or ground. Do not leave these pins unconnected.



## 7.1.1.1 $\mu$ P Host Interface Pin Descriptions – Parallel and Plug-and-Play

Symbol	SQFP	Туре	Description
HOSTSEL1 CS5*	/ 59	I/O	<b>PARALLEL HOST INTERFACE SELECTION</b> : These pins provide dual functionality. While powering up or during modem reset, these pins are inputs (HOSTSEL0 and HOSTSEL1) and
HOSTSELC CS4*	) / 58		indicate the type of host interface. After the chip reset, these pins become output pins. These output pins can be used as chip selects for external devices. Host interface types include serial, parallel with external address decode, parallel with internal address decode, and parallel plug-and-play with internal address decode. These pins must be connected through a 47-k $\Omega$ resistor to V <sub>CC</sub> or GND. See Table 7-1 on page 49 for more information.
			OEMs can design a single modem ISA bus board to support both plug-and-play and non-plug-and-play applications.
			After the chip reset, these pins become external chip selects. The $\mu$ P then pulls the CS4* or CS5* output pin low when the external address falls within the address range specified in the internal CSCR4 or CSCR5 register (see Table 4-2 on page 24), respectively.
RESET	101	I	$\mu$ <b>P RESET</b> : The modem is reset when this pin is pulled high. After the low-to-high transition, the RESET input pin signal must be high for at least 10 $\mu$ s before the signal drops low. The modem requires 200 ms to initialize all modem functions before receiving any AT commands.
AEN	97	Ι	<b>PARALLEL ADDRESS ENABLE</b> : In Parallel mode, this pin is used for the host address enable.
IOCHRDY	60	OD	<b>IOCHRDY</b> : This pin provides a wait-stated output for data, control, and status information reads and writes to the modem UART. This output can sink up to 20 mA.
HRD*	83	Ι	<b>HOST READ</b> : In any mode, if the chip is correctly addressed and if HRD* is low, the host can read the data, control, and status information from the selected UART registers.
HA[0–9]	85, 86, 88 89, 90, 91 92, 93, 95, 96	Ι	<b>HOST ADDRESS LINES [0–9]</b> : Pins HA 0–9 are used as host address lines 0–9. Host address lines 0–2 also are used to select the UART interface registers.
			For plug-and-play designs, ISA HA10 connects to COMSEL0 and HA11 connects to COMSEL1. The functions HA[12–15] connect to GPIO[11–14]/HA[12–15]. For more information about HA[12–15], see Table 7-1 on page 49 and the general pin descriptions starting on page 60.

May 1997



Symbol	SQFP	Туре	Description
COMSEL0 / HA10 COMSEL1 / HA11	99 100	I	COM PORT SELECTION LINES 0 & 1/ HOST ADDRESS LINES 10 & 11: The function of the COMSEL0 and COMSEL1 pins are controlled by HOSTSEL0 and HOSTSEL1 input pins. In Parallel mode with both HOSTSEL0 and HOSTSEL1 high, the states of COMSEL0 and COMSEL1 are used to select a COM port.
			For plug-and-play designs, ISA HA10 connects to COMSEL0 and HA11 connects to COMSEL1. The functions HA[12–15] connect to GPIO[11–14]/HA[12–15]. For more information about HA[12–15], see Table 7-1 on page 49 and the general pin descriptions starting on page 60.
			HA[9:0]COM PortCOMSEL1COMSEL03F8-3FF1002F8-2FF2013E8-3EF3102E8-2EF411
HCS* / CACK*	82	I/O	<b>HOST CHIP SELECT / CHIP ACKNOWLEDGE</b> : When configured for parallel external decode (HOSTSEL[1:0] = 10), this input pin provides the chip select for the modem UART interface. A low state on this pin allows the computer to read from or write to the UART interface registers.
			When the modem is configured for a serial interface, this pin must be connected to $V_{CC}$ through a 47-k $\Omega$ resistor.
			Additionally, when the modem is configured for the Plug-and- Play mode (HOSTSEL[1:0] = 01) and parallel internal decode (HOSTSEL[1:0] = 11), this pin behaves as an output. When the chip is accessed, this pin is asserted low. In Parallel and Plug- and-Play modes, this pin can be used for decoding purposes.
HWR*	84	I	<b>HOST WRITE</b> : In any mode, if the chip is correctly addressed and if HWR* is low, the host can write control information or data to the selected UART registers.

## 7.1.1.1 µP Host Interface Pin Descriptions — Parallel and Plug-and-Play (cont.)



7.1.1.1 $\mu$ P Host Interface Pin Descriptions — Parallel and Plug-and-Play (cont.)	1
--	---

Symbol	SQFP	Туре	Description
HINTA	67	ОТ	<b>HOST INTERRUPT / HOST INTERRUPT A</b> : When enabled, this signal goes high whenever certain bits change within the UART registers. There are four possible interrupt sources that can be enabled or disabled using the UART IER: receiver data available, transmitter holding register empty, receiver line status, and modem line status. The UART interface automatically drops the HINT signal level whenever the host performs the appropriate action for the interrupt source.
			When disabled, this output is in a high-impedance state. In Parallel Plug-and-Play mode, this function can be selected from up to seven interrupt output pins (HINT[A–G]) as the ISA bus HINT signal (that is, only one HINT output can be used at a time). In non-Plug-and-Play modes, HINT[A–G] are shorted together and are all asserted before the modem interrupts the host. This output can sink up to 20 mA.
HINTB HINTC HINTD HINTE HINTF HINTG	68 69 65 63 62 61	ОТ	<b>HOST INTERRUPTS (B–G)</b> : In Parallel Plug-and-Play mode, seven interrupt outputs are provided (A–G). Any one of these pins can be selected as the ISA bus HINT signal, but only one output is selected at a time. This feature permits a board to be designed that allows the end user to select the COM port IRQ from a list of seven different IRQs (IRQ7 to IRQ0). In non-Plug-and-Play modes, HINT[A–G] are shorted together and all are asserted when the modem interrupts the host.
			When enabled, the selected HINT signal goes high whenever certain bits change within the UART registers. There are four possible interrupt sources that can be enabled or disabled using the UART IER: receiver data available, Transmitter Holding register empty, receiver line status, and modem line status.
			The UART interface automatically drops the HINT signal level whenever the host performs the appropriate action for the for the interrupt source. When disabled, this output is in a high-impedance state. This output can sink up to 20 mA.
HD[0-7]	81, 80 78:76 73:71	I/O	<b>PARALLEL DATA BUS LINES [0–7]</b> : These pins are used for the host data bus lines 0–7.
TCS*	98	Ι	<b>MANUFACTURING TEST PIN</b> : This pin is used during Cirrus Logic manufacturing for test purposes. This pin must be pulled up to $V_{CC}$ through a 47-k $\Omega$ resistor for all applications.



#### 7.1.1.2 µP Host Interface Pin Descriptions – Serial Host Interface

Some of the GPIO pins can be used as LED drivers for HSLED\*, AALED\*, VOCLED\*, FAXLED\*, ECLED\*, and TMLED\*. Additional LEDs for OH (off-hook), CD (carrier detect), TR (data terminal ready), MR (modem ready), and DSVD can be connected to the RS-232 signals and the modem relay control signals (OHREL\* and DSVD\*).

Symbol	SQFP	Туре	Description
HOSTSEL1 / CS5* HOSTSEL0 / CS4*	59 58	I/O	<b>PARALLEL/SERIAL HOST INTERFACE SELECTION</b> : These pins serve dual functions. During powering up or modem reset, these pins are inputs (HOSTSEL0 and HOSTSEL1) and indicate the type of host interface. After the chip reset, these pins become external output chip selects.
			Host interface types include serial, parallel with external address decode, parallel with internal address decode, and parallel plug-and-play with internal address decode. For a serial host interface, both HOSTSEL0 and HOSTSEL1 must be connected through a 47-k $\Omega$ resistor to GND. See Table 7-1 on page 49 for more information. After the $\mu$ P initialization process, these pins become external chip selects. The $\mu$ P then pulls the CS4* or CS5* output pin low when the external address falls within the address range specified in the internal CSCR4 or CSCR5 register, respectively.
RESET	101	Ι	$\mu$ <b>P RESET</b> : The modem is reset when this pin is pulled high. After the low-to-high transition, the RESET input pin signal must be high for at least 10 $\mu$ s before the signal drops low. The modem requires 200 ms to initialize all modem functions before receiving any AT commands.
RTS*	99	I	<b>SERIAL REQUEST TO SEND</b> : In Serial mode, a low signal informs the modem that the DTE is ready to send data on TXD.
DTR*	100	I	<b>SERIAL DATA TERMINAL READY</b> : When this signal is low, it informs the modem that the DTE is ready to establish a communication link.
RXD	90	0	<b>SERIAL RECEIVE DATA</b> : In Parallel or Plug-and-Play mode, this pin is used for host address line 4. In Serial mode, this is the serial data output to the DTE.
RI*	95	0	<b>SERIAL RING INDICATOR</b> : When low in Serial mode, this signal informs the DTE that the modem has received a valid ring signal.
DSR*	93	0	<b>SERIAL DATA SET READY</b> : When low in Serial mode, this signal informs the DTE that the modem is ready to establish a communication link.



Symbol	SQFP	Туре	Description
TXD	96	I	<b>SERIAL TRANSMIT DATA</b> : In Serial mode, this signal is the serial data input from the DTE.
CTS*	92	0	<b>SERIAL CLEAR TO SEND</b> : When low in Serial mode, this signal informs the DTE that the modem is ready to receive data on TXD.
DCD*	91	0	<b>SERIAL DATA CARRIER DETECT</b> : When low in Serial mode, this signal informs the DTE that the modem has detected the remote modem data carrier.
RESERVED	60	OD	<b>RESERVED</b> : This pin is reserved. It must be left unconnected.
RESERVED	82, 83 84	I	<b>RESERVED</b> : These pins are reserved. They must be connected to $V_{CC}$ through a 47-k $\Omega$ resistor.
RESERVED	81, 80 76–78, 71–73	I/O	<b>RESERVED</b> : These pins are reserved. They must be left unconnected.
RESERVED	85, 86 88, 89	I	<b>RESERVED</b> : These pins are reserved. They must be connected to $V_{CC}$ through a 47-k $\Omega$ resistor.
RESERVED	97	I	<b>RESERVED</b> : This pin is reserved for future enhancements of the chipset and must be left unconnected.
N/C	61–63 65, 67–69	-	<b>NO CONNECT</b> : These pins must be left floating.
TCS*	98	I	<b>MANUFACTURING TEST PIN</b> : This pin is used during manufacturing for test purposes. This pin must be pulled up to $V_{CC}$ through a 47-k $\Omega$ resistor for all applications.

7.1.1.3	μP Power Pin Descrip	tions – Parallel/Plu	ug-and-Play and Serial
---------	----------------------	----------------------	------------------------

Symbol	SQFP	Туре	Description
V <sub>CC</sub>	6, 21	PWR	+5-V POWER SUPPLY: The $\mu$ P requires only +5 V to perform
	36, 66		all digital processing.
	74, 75		
	87, 109		
	116, 122		
GND	1, 14	GND	DIGITAL GROUND
	20, 28		
	43, 64		
	70, 79		
	94, 106		
	119		



## 7.1.1.4 $\mu$ P Host Interface Pin Descriptions – PC Card (PCMCIA)

Symbol	VQFP	Туре	Description
CS5* CS4*	55 54	I/O	<b>CHIP SELECTS 4 and 5</b> : After the $\mu$ P initialization process, these pins become external chip selects. The $\mu$ P then pulls the CS4* or CS5* output pin low when the external address falls within the address range specified in the internal CSCR4 or CSCR5 register, respectively. CS5* must be connected to V <sub>CC</sub> through a 10-k $\Omega$ resistor. CS4* must be connected to ground through a 10-k $\Omega$ resistor.
RESET	97	I	$\mu$ <b>P RESET</b> : The modem is reset when this pin is pulled high. After the low-to-high transition, the RESET input pin signal must be high for at least 10 $\mu$ s before the signal drops low. The modem requires 200 ms to initialize all modem functions before CE1* or CE2* can be asserted. Since the modem card is in an unconfigured state following a reset, the host computer must configure the PC Card interface after a reset. An internal resistor-capacitor circuit causes the modem to be reset during a hot insertion (that is, when the computer power is on during installation of the PC Card).
WAIT*	56	0	<b>WAIT*</b> : This pin provides a wait-stated output (similar to IOCHRDY for the ISA bus) for data, control, and status information while reading and writing to the modem's UART. This signal is asserted to delay the completion of read/write accesses to the chip from the host. The access could be either for OE*/WE* or IORD*/IOWR*. This output pin can sink up to 20 mA.
CE1*	78	I	<b>CARD ENABLE EVEN ADDRESS</b> : When CE1* and REG* are low, a low input signal at IORD*, IOWR*, OE*, or WE* allows the host to read or write to the modem's UART and configuration registers or to read the PC Card CIS.
HA[9:0]	92,91 89:84 82, 81	I	HOST ADDRESS LINES [9:0]: Host address lines 9:0 are used to select the UART interface registers and the PC Card's CIS and configuration registers.
HD[0–7]	77, 76 74:72 69:67	I/O	<b>HOST DATA BUS LINES [0–7]</b> : These eight data bus lines are used to read from or write to the modem's UART and PC Card's CIS configuration registers or to read the PC Card's CIS.
INPACK*	59	0	<b>INPUT ACKNOWLEDGE</b> : This output signal will be asserted by the modem if the modem is selected and can respond to an I/O read cycle. This signal is inactive until configured within the modem's PC Card interface registers.





Symbol	VQFP	Туре	Description
IREQ*	63	0	<b>HOST INTERRUPT</b> : When the PC Card's COR (Configuration Option register) CARD EN bit is set to '1', the interrupt structure is compatible with a 16C450/16C550 UART. When enabled by the appropriate UART bits, this signal goes low whenever certain bits change within the UART registers.
			There are four possible interrupt sources that can be enabled or disabled using the UART IER: receiver data available, Transmitter Holding register empty, receiver line status, and modem line status. The UART interface automatically de- asserts the IREQ* signal level whenever the host performs the appropriate action for the interrupt source. This output can sink up to 20 mA.
OE*	95	I	<b>OUTPUT ENABLE</b> : When OE*, REG*, and CE1* are low, the host can read data from the PC Card CIS or card configuration registers.
IORD*	79	Ι	<b>HOST READ</b> : In any mode, if the chip is correctly addressed and if IORD* is low, the host can read the data, control, and status information from the selected UART registers.
IOWR*	80	I	<b>HOST WRITE</b> : In any mode, if the chip is correctly addressed and if IOWR* is low, the host can write control information or data to the selected UART registers.
WE*	96	Ι	<b>WRITE ENABLE</b> : When WE*, REG*, and CE1* are low, the host can write to the PC Card Configuration registers.
REG*	93	I	<b>ATTRIBUTE MEMORY SELECT</b> : When REG* and CE1* are low, a low input signal at IORD*, IOWR*, OE*, or WE* allows the host to read or write to the modem UART and PC Card Configuration registers or to read from the PC Card's CIS.
SPKROUT*	65	0	<b>DIGITAL SPEAKER OUTPUT</b> : When Audio Enable AUDIO is set to '1', the digital input signal at SPKRIN is transferred to SPKROUT*. Audio Enable is bit 3 in the Card Configuration Status register (CCSR). This signal is inactive until the card is configured.
SPKRIN	61	Ι	<b>DIGITAL SPEAKER INPUT</b> : The audio signal from the SAFE LDSPKR+ output pin must be connected to the SPKRIN pin. This digital signal is then connected to the SPKROUT* pin when the Card Configuration Status register (CCSR) Audio Enable bit (AUDIO) is set to '1'.



## 7.1.1.4 µP Host Interface Pin Descriptions – PC Card (PCMCIA) (cont.)

Symbol	VQFP	Туре	Description
STSCHG*	57	0	<b>STATUS CHANGE</b> : This signal indicates that the modem's ring has been detected, provided that ringing is enabled and follows the new extended status register's protocol. This signal is inactive (high) until configured.
NO CONNECT	58	_	<b>NO CONNECT</b> : These pins must be left floating.
	64	—	
TCS*	94	I	<b>MANUFACTURING TEST PIN</b> : This pin is used during Cirrus Logic manufacturing for test purposes. This pin must be pulled up to $V_{CC}$ through a 47-k $\Omega$ resistor for all applications.

## 7.1.1.5 $\mu$ P Power Pin Descriptions – PC Card (PCMCIA)

Symbol	VQFP Ty	уре	Description
V <sub>CC</sub>	2, 17 P\ 32, 62 70, 71 83, 105 112, 118	WR	+5-V POWER SUPPLY: The $\mu$ P requires only +5 V to perform all digital processing.
GND	10, 16 G 24, 39 60, 66 75, 90 102, 115 125	ND	DIGITAL GROUND



#### 7.1.2 µP General Pin Descriptions

The 56-kbps FastPath family provides 24 general-purpose pins that the modem's firmware configuration utility can assign as either general purpose input/output pins, special function pins (for example, STOP\*) or pin-functions (for example, LPHREL\*). Pin-functions are functions that are relocatable to any one of the 24 general-purpose pins. These pin-functions include LPHREL\*, OHREL\*, CIDREL\*, DSVD\*, LPOHD\*,SPK/HS\*, PLSDL\*, TNKL\*, NVSK, NVCS, and NVDIO. Some functions require the use of multiple pin-functions (for example, using an NVRAM requires NVSK, NVCS, and NVDIO). Some of the GPIO pins can be used to drive LED circuits for common functions like AA (autoanswer) or HS (high speed). The selection of GPIOs is controlled by the modem  $\mu$ P's configuration utility. The default pin function assignments are listed below.

Symbol	SQFP	VQFP	Туре	Description
gpio0 / NVDIO	8	4	I/O	<b>GENERAL-PURPOSE I/O 0 / NON-VOLATILE RAM SERIAL</b> <b>DATA INPUT/OUTPUT:</b> When configured for NVDIO, this pin receives the serial data stream from the NVRAM's DO pin and transmits the serial data stream into the NVRAM's DI pin.
				The NVDIO function can be relocated to any GPIO line by the configuration utility.
gpio1 / NVCS	7	3	I/O	<b>GENERAL-PURPOSE I/O 1 / NON-VOLATILE RAM CHIP</b> <b>SELECT</b> : When configured for NVCS, this output pin provides the NVRAM chip select for reading and writing to the NVRAM. This signal must be connected to the NVRAM's CS pin.
				The NVCS function can be relocated to any GPIO line by the configuration utility.
gpio2 / NVSK	5	1	I/O	<b>GENERAL-PURPOSE I/O 2 / NON-VOLATILE RAM SHIFT</b> <b>CLOCK</b> : When configured for NVSK, this output pin provides the clock for the NVRAM's serial data stream. This pin must be connected to the NVRAM's SK pin.
				The NVSK function can be relocated to any GPIO line by the configuration utility.
GPIO3 / OHREL*	4	128	I/O	<b>GENERAL-PURPOSE I/O 3 / OFF-HOOK RELAY</b> <b>CONTROL</b> : When configured for OHREL*, this pin is used to control a relay connected to the telephone line. This output can sink up to 10 mA for a normally open relay.
				The OHREL* function can be relocated to any GPIO line by the configuration utility.



Symbol	SQFP	VQFP	Туре	Description
gpio4 / lphrel*	3	127	I/O	<b>GENERAL-PURPOSE I/O 4 / VOICE RELAY CONTROL</b> : The LPHREL* function is used to control a relay for recording and playing back a voice message through the local telephone. This output can sink up to 10 mA.
				The LPHREL* function can be relocated to any GPIO line by the configuration utility.
GPIO5 / CIDREL*	2	126	I/O	<b>GENERAL-PURPOSE I/O 5 / CALLER ID RELAY CONTROL</b> : When configured as CIDREL*, this output signal can control a relay for receiving Caller ID. This output can sink up to 10 mA and powers up as a high signal.
				The CIDREL* function can be relocated to any GPIO line by the configuration utility.
GPIO6 / DSVD*	128	124	I/O	<b>GENERAL-PURPOSE I/O 6 / DIGITAL SIMULTANEOUS</b> <b>VOICE AND DATA*</b> : When configured for DSVD*, this pin provides one of the several necessary relay controls for DSVD operation.
				The DSVD* function can be relocated to any GPIO line by the configuration utility.
gpio7 / lpohd*	127	123	I/O	<b>GENERAL-PURPOSE I/O 7 / LOCAL PHONE OFF-HOOK</b> <b>DETECT*</b> : When configured for LPOHD*, this signal indicates the on-hook or off-hook condition of the local phone. When high, this indicates that the local phone is on-hook. When low, this indicates that the local phone is off-hook.
				The LPOHD* function can be relocated to any GPIO line by the configuration utility.
gpio8 / Spk/HS*	126	122	I/O	<b>GENERAL-PURPOSE I/O 8 / SPEAKER/HEADSET*</b> : When configured for SPK/HS*, this signal selects between the speaker and the headset. When high, the external speaker is used. When low, the headset speaker is used.
				The SPK/HS* function can be relocated to any GPIO line by the configuration utility.
GPIO9 / PLSDL*	125	121	I/O	<b>GENERAL-PURPOSE I/O 9 / PULSE DIAL*</b> : When configured for PLSDL*, this signal is used to do pulse dialing for some European applications.
				The PLSDL* function can be relocated to any GPIO line by the configuration utility.



Symbol	SQFP	VQFP	Туре	Description
GPIO10 / TNKL*	124	120	I/O	<b>GENERAL-PURPOSE I/O 10 / TINKLE*</b> : When configured for TNKL*, this signal is used to suppress bell tinkling in some European applications.
				The TNKL* function can be relocated to any GPIO line by the configuration utility.
GPIO11 / HA12 / FAXLED*	123	119	I/O	<b>GENERAL-PURPOSE I/O 11 / HOST ADDRESS LINE 12 /</b> <b>FAXLED*</b> : This pin can be configured as a general-purpose I/O for the parallel, serial, and PC Card devices. It can additionally be configured as host address line 12 for Plug-and-Play mode or as FAXLED* for serial mode. When configured for FAXLED*, a low signal indicates that the modem is in Fax mode.
				For plug-and-play information, see Table 7-1 on page 49.
				In Serial mode, the FAXLED* function can be relocated to any GPIO line by the configuration utility.
GPIO12 / HA13 / VOCLED*	121	117	I/O	<b>GENERAL-PURPOSE I/O 12 / HOST ADDRESS LINE 13 /</b> <b>VOCLED*</b> : This pin can be configured as a general-purpose I/O for the parallel, serial, and PC Card devices. It can additionally be configured as host address line 13 for Plug-and-Play mode or as VOCLED* for serial mode. When configured for VOCLED*, a low signal indicates that the modem is in Voice mode.
				For plug-and-play information, see Table 7-1 on page 49.
				In Serial mode, the VOCLED* function can be relocated to any GPIO line by the configuration utility.
GPIO13 / HA14 / AALED*	120	116	I/O	<b>GENERAL-PURPOSE I/O 13 / HOST ADDRESS LINE 14 /</b> <b>AALED*</b> : This pin can be configured as a general-purpose I/O for the parallel, serial, and PC Card devices. It can additionally be configured as host address line 14 for Plug-and-Play mode or as AALED* for Serial mode. When configured for AALED*, a low signal indicates that the modem is configured for Auto-answer mode (that is, <b>ATS0</b> is a non-zero value).
				For plug-and-play information, see Table 7-1 on page 49.
				In Serial mode, the AALED* function can be relocated to any GPIO line by the configuration utility.



Symbol	SQFP	VQFP	Туре	Description
GPIO14 / HA15 / HSLED*	118	114	I/O	<b>GENERAL-PURPOSE I/O 14 / HOST ADDRESS LINE 15 /</b> <b>HSLED*</b> : This pin can be configured as a general-purpose I/O for the parallel, serial, and PC Card devices. It can additionally be configured as host address line 15 for Plug-and-Play mode or as HSLED* for Serial mode. When configured for HSLED*, a low signal indicates that the data modem connection rate is 19,200 bps or above or that the fax modem data rate is 14,400 bps.
				For plug-and-play information, see Table 7-1 on page 49.
				In Serial mode, the HSLED* function can be relocated to any GPIO line by the configuration utility.
GPIO15	117	113	I/O	<b>GENERAL-PURPOSE I/O 15</b> : This pin can be configured as a general-purpose I/O.
GPIO16 / SURxD	115	111	I/O	<b>GENERAL-PURPOSE I/O 16 / SOFT UART RECEIVE DATA</b> When configured for SURxD, this pin provides an RXD signal for extra channels of communication.
GPIO17 / SUTxD	114	110	I/O	GENERAL-PURPOSE I/O 17 / SOFT UART TRANSMIT DATA: When configured for SUTxD, this pin provides a TXD signal for extra channels of communication.
GPIO18 / EXTINT0	113	109	I/O	<b>GENERAL-PURPOSE I/O 18 / EXTERNAL INTERRUPT</b> <b>INPUT 0</b> : EXTINTO can be used to generate a $\mu$ P internal interrupt. This input pin can be programmed to be positive, negative, or both edges, or the pin can be sensitive to high or low levels. When an interrupt has been generated, the $\mu$ P can be programmed to provide an interrupt acknowledge on the GPIO20 output. This pin must be configured as a general- purpose pin when the EXTINTO function is not being used.
GPIO19 / EXTINT1	112	108	I/O	<b>GENERAL-PURPOSE I/O 19 / EXTERNAL INTERRUPT</b> <b>INPUT 1</b> : EXTINT1 can be used to generate a $\mu$ P internal interrupt. This input pin can be programmed to be positive, negative, or both edges, or the pin can be sensitive to high or low levels. When an interrupt has been generated, the $\mu$ P can be programmed to provide an interrupt acknowledge on the GPIO21 output. This pin must be configured as a general- purpose pin when the EXTINT1 function is not being used.



Symbol	SQFP	VQFP	Туре	Description
GPIO20 / ECLED*	111	107	I/O	<b>GENERAL-PURPOSE I/O 20 / ECLED*</b> : This pin can be con- figured as a general-purpose I/O or as ECLED* for Serial mode.
				When configured for ECLED*, a low signal indicates that the modem is in Error Correction/Data Compression mode.
				In Serial mode, the ECLED* function can be relocated to any GPIO line by the configuration utility.
GPIO21 / TMLED*	110	106	I/O	<b>GENERAL-PURPOSE I/O 21 / TMLED*</b> : This pin can be con- figured as a general-purpose I/O or as TMLED* for Serial mode.
				When configured for TMLED*, a low signal indicates that the modem is in a test mode (refer to the <b>&amp;Tn</b> command).
				In Serial mode, the TMLED* function can be relocated to any GPIO line by the configuration utility.
gpio22 / Ebwait*	108	104	I/O	<b>GENERAL-PURPOSE I/O 22 / EBWAIT*</b> : This pin can be used as a general-purpose I/O or as EBWAIT*, a wait-stated output used to access the $\mu$ P expansion bus. EBWAIT* extends the external read/write cycle as long as this signal is asserted. This signal is asserted by the external device, to which an access is currently in progress.
gpi023 / Stop*	107	103	I/O	<b>GENERAL-PURPOSE I/O 23 / STOP MODE</b> : When the pin is configured for STOP*, a high input signal powers up the the chipset. A low input signal places the modem in Stop mode. The low input signal turns off all power usage by the chipset except for some internal control logic. When Stop mode is not needed, this input pin must be pulled up to V <sub>CC</sub> .
MCLKOUT	103	99	0	$\mu \textbf{P}$ CLOCK OUT: This pin provides a buffered $\mu P$ clock output signal.
RING*	102	98	I	<b>RING SIGNAL</b> : The ring signal from the DAA is fed into this input pin for ring detection.
XTLI XTLO	105 104	101 100	I O	μ <b>P CRYSTAL INPUT AND OUTPUT</b> : These two pins provide a feedback circuit for generating the chipset's system clock.



Symbol	SQFP	VQFP	Туре	Description
EBADR [19:0]	29–35 37–42 44–50	25–31 33–38 40–46	0	<b>MICROPROCESSOR EXPANSION BUS ADDRESS</b> : These pins provide the address necessary to access an external peripheral.
EBDAT[15:0]	9–13 15–19 22–27	5–9 11–15 18–23	I/O	<b>EXPANSION BUS ADDRESS LINES [0–15]</b> : These 16 data bus lines are used to read from or write to external memory or devices.
EBRD*	51	47	0	<b>EXPANSION BUS READ LINE</b> : The $\mu$ P sets this signal low when it reads from an external device.
EBWR*	52	48	0	<b>EXPANSION BUS WRITE LINE</b> : The $\mu P$ sets this signal low when it writes to an external device.
BE	53	49	0	<b>BYTE ENABLE</b> : The $\mu P$ sets this pin high when it accesses a byte from the external peripheral. This pin is low for all other data sizes.
CS0*/BW0	54	50	I/O	<b>CHIP SELECT 0 / BUS WIDTH 0</b> : This pin provides dual functionality. During powering up or modem reset, this pin is an input and indicates the expansion bus data bus width (BW0 and BW1). After the chip reset, this pin becomes an external chip select. The $\mu$ P will then pull this output pin low when the external address falls within the address range specified in the internal CSCR0.
				This pin must be tied through a 10-k $\Omega$ (or larger) resistor to either $V_{CC}$ or GND, as defined by BW0 and BW1.
				BW1BW0Bus Width0080116
				BW1 latch will impact the GPPFR0 bit.

## 7.1.3 µP Expansion Bus Interface Pin Descriptions



## 7.1.3 µP Expansion Bus Interface Pin Descriptions (cont.)

Symbol	SQFP	VQFP	Туре	Description
CS1* / BW1	55	51	I/O	<b>CHIP SELECT 1 / BUS WIDTH 1</b> : This pin provides dual functionality. During powering up or modem reset, this pin is an input and indicates the expansion bus data bus width (BW0 and BW1). After the chip reset, this pin becomes an external chip select. The $\mu$ P will then pull this output pin low when the external address falls within the address range specified in the internal CSCR1 register. This pin must be connected to ground through a 10-k $\Omega$ (or larger) resistor. See CS0*/BW0 for more information.
CS2* / BCS	56	52	I/O	CHIP SELECT 2 / BOOT CHIP SELECT: This pin provides dual functionality. During powering up or modem hardware reset, this pin is an input (BCS) and indicates whether chip select CS0 (turbo) or CS1 (normal) is used to start execution of the μP 
CS3*	57	53	I/O	<b>CHIP SELECT 3</b> : After the chip reset, this pin becomes an external chip select. The $\mu$ P will then pull this output pin low when the external address falls within the address range specified in the internal CSCR3. This pin must be connected through a 47-k $\Omega$ resistor to V <sub>CC</sub> .



## 7.2 DSP Pin Descriptions

## 7.2.1 DSP Program Memory Interface Pin Descriptions

Symbol	SQFP	VQFP	Туре	Description
PA[17:0]	35–40 43–46 49–52 56–59	32–37 40–43 46–49 53–56	0	<b>PROGRAM MEMORY ADDRESS BUS</b> : These pins provide the addresses necessary to address an external peripheral. Leave unconnected during normal setup.
PD[15:0]	7–10 14–16 18 21–24 27,28 31,32	4–7 11–13 15 18–21 24, 25 28, 29	I/O	<b>PROGRAM MEMORY DATA BUS</b> : These pins are used to read from or write to external memory or devices. Leave unconnected during normal setup.
EPGMCS0*	2	127	0	<b>EXTERNAL PROGRAM MEMORY CHIP SELECT 0:</b> This chip select is asserted (active low) when the chip is accessing external memory. The memory space for this chip select is configured through the DSP internal MCON and CCON registers.
				When not in use, leave this pin unconnected.
EPGMCS1*	1	126	0	<b>EXTERNAL PROGRAM MEMORY CHIP SELECT 1:</b> This chip select is asserted (active low) when the chip is accessing external memory. The memory space for this chip select is configured through the DSP internal MCON and CCON registers.
				When not in use, leave this pin unconnected.
EPGMCS2*	127	124	0	<b>EXTERNAL PROGRAM MEMORY CHIP SELECT 2:</b> This chip select is asserted (active low) when the chip is accessing external memory. The memory space for this chip select is configured through the DSP internal MCON and CCON registers.
				When not in use, leave this pin unconnected.
EPGMCS3*	126	123	0	<b>EXTERNAL PROGRAM MEMORY CHIP SELECT 3:</b> This chip select is asserted (active low) when the chip is accessing external memory. The memory space for this chip select is configured through the DSP's internal MCON and CCON registers.
				When not in use, leave this pin unconnected.
	-			



## 7.2.1 DSP Program Memory Interface Pin Descriptions (cont.)

Symbol	SQFP	VQFP	Туре	Description
EPGMRD*	4	1	0	<b>EXTERNAL PROGRAM MEMORY READ ENABLE:</b> This signal is asserted low when the DSP is reading from the external program memory. When DSP is executing from internal program memory, this pin can be programmed to display an internal program memory read signal for debugging purposes. Leave unconnected during normal setup.
EPGMWR*	3	128	0	<b>EXTERNAL PROGRAM MEMORY READ ENABLE:</b> This signal is asserted low when the DSP is writing to the external program memory. When DSP is executing from internal program memory, this pin can be programmed to display an internal program memory write signal for debugging purposes. Leave unconnected during normal setup.
IFTCH	124	121	0	<b>INSTRUCTION FETCH</b> : This pin is used for diagnostic testing and indicates when the DSP is performing an instruction fetch. A high signal indicates an instruction fetch. This pin must be left unconnected for all modem designs.
IACK	123	120	0	<b>INTERRUPT ACKNOWLEDGE</b> : This output pin indicates when the DSP bus transaction is an interrupt acknowledge transaction. Leave unconnected during normal setup.
DSPCFG	122	119	I	<b>DSP CONFIGURATION</b> : During power-on or a DSP hardware reset, the signal at this pin indicates whether the DSP will boot from internal memory or external memory. When DSPCFG is low, the DSP will boot from external program memory address at 0 FFFFh. When DSPCFG is high, the DSP will boot from internal program memory address at 0 0800h or 0 FFFFh, depending on the DSP internal CP logic control register bit. Connect this pin high in a normal configuration.
CLKOUT	125	122	0	<b>CLOCK OUT</b> : This pin provides a buffered DSP clock output signal when enabled through the BCON register.

May 1997



## 7.2.2 DSP Control Processor (CP) Interface Pin Descriptions

Symbol	SQFP	VQFP	Туре	Description
CPADR[7:0]	102–109	99–106	Ι	<b>CONTROL PROCESSOR ADDRESS LINES [0–7]:</b> These pins are used for the DSP control processor interface registers address lines 0-7
CPDAT[7:0]		108–111 113–116		<b>CONTROL PROCESSOR DATA BUS LINES [0–7]:</b> These pins are used for the DSP control processor interface registers data bus lines 0-7.
CPCS*	100	97	I	<b>CONTROL PROCESSOR CHIP SELECT</b> : This input pin provides a chip select for the DSP control processor interface registers. A low state on this pin allows the control processor ( $\mu$ P) to read from or write to the control processor interface registers.
CPRD*	97	94	I	<b>CONTROL PROCESSOR READ</b> : In any mode, if the chip is correctly addressed and if CPRD* and CPCS* are low, the control processor ( $\mu$ P) can read the data, control, and status information from the selected DSP control processor interface registers.
CPWR*	99	96	Ι	<b>CONTROL PROCESSOR WRITE</b> : In any mode, if the chip is correctly addressed and if CPWR* and CPCS* are low, the control processor ( $\mu$ P) can write control information or data to the selected interface registers.
CPWAIT*	95	92	Ο	<b>CONTROL PROCESSOR WAIT</b> : This pin provides a wait- stated output for data, control, and status information reads and writes to the DSP interface registers. When low, this pin indicates that the CP interface has not finished the CP transaction. This output can sink up to 20 mA.
CPINT	96	93	0	<b>CONTROL PROCESSOR INTERRUPT</b> : When enabled, this signal goes high whenever the DSP writes to the CP Interrupt register. The DSP drops the CPINT signal level whenever the host performs the appropriate action for the interrupt source. This output can sink up to 20 mA.



#### 7.2.3 DSP Clock/Reset Interface Pin Descriptions

This group of pins contains UART, general-purpose I/O, and DSP test functions.

Symbol	SQFP	VQFP	Туре	Description
TXD	67	64	0	<b>UART TRANSMIT DATA</b> : The UART transmits the output data through this register. Leave unconnected if not in use.
RXD	69	66	I	<b>UART RECEIVE DATA</b> : The UART receives the input data through this pin. Connect this pin low if not in use.
XTLI	62	59	I	DSP CRYSTAL INPUT AND OUTPUT: These two pins
XTLO	63	60	0	provide a feedback circuit for generating the chipset system clock. If used with the $\mu$ P, the $\mu$ P's clock output drives XTLI.
RESET	66	63	I	<b>RESET</b> : This pin generates a modem reset. This is accomplished by pulsing the signal at the RESET pin from low to high to low. The RESET input pin must be high for at least 10 $\mu$ s. After the high-to-low transition, the modem requires 200 ms to initialize all modem functions before receiving any AT commands.
STOP	65	62	I	<b>STOP MODE:</b> A low-input signal powers up the chipset. A high-input signal places the modem in Stop mode. This effectively turns off all device-set power usage except some internal control logic. When Stop mode is not needed, this input pin must be pulled down to ground.
TEST1	70	67	Ι	<b>MANUFACTURING TEST PIN</b> : This pin is used during Cirrus Logic manufacturing for testing purposes. This pin must be pulled down to ground for all applications.
GPIO[3:0]	71–74	68–71	I/O	<b>GENERAL-PURPOSE INPUT-OUTPUT:</b> The DSP provides four general-purpose I/O pins that the $\mu$ P can use to control or monitor external circuitry. These pins are not currently used for smart modem designs and must be left unconnected.

#### 7.2.4 DSP-SAFE Interface Pin Descriptions

The DSP provides two interfaces for SAFE devices. The CL-MD5650/5651T chipsets with a single SAFE device use interface 1, while the chipsets CL-MD5652/5653T/5662T/5663T with two SAFE devices use interfaces 1 and 2.

Symbol	SQFP	VQFP	Туре	Description
AFECLK1	90	87	0	<b>SAFE CLOCK</b> : These pins provide the clock source for the SAFE device.
AFECLK2	82	79	0	
TXDATA1	89	86	0	<b>TX DATA</b> : These pins transmit serial data from the DSP to the SAFE device.
TXDATA2	81	78	0	



Symbol	SQFP	VQFP	Туре	Description
TXEN1	88	85	0	<b>TX ENABLE</b> : These pins enable the transmittal of data from the DSP to the SAFE device. Polarity is programmable. Reset is active high.
TXEN2	80	77	0	
TXSTR1*	86	83	0	<b>TRANSMIT STROBE</b> : This pin provides the DSP with the necessary clock signal required to send the serial transmit data from the DSP to the SAFE device. Polarity is programmable. Reset is active low.
TXSTR2*	79	76	0	
RXDATA1 RXDATA2	85 78	82 75	l	<b>RX DATA</b> : Through these pins, the DSP receives serial data from the SAFE device.
RXSTR1*	84	81	0	<b>RECEIVE STROBE</b> : These pins provide the DSP with the necessary clock signal required to receive the serial receive data from the SAFE device. Polarity is programmable. Reset is active low.
RXSTR2*	77	74	0	

## 7.2.4 DSP-SAFE Interface Pin Descriptions (cont.)

## 7.2.5 DSP Power Pin Descriptions

Symbol	SQFP	VQFP	Туре	Description
V <sub>CC</sub>	6, 12	3, 9	PWR	+5-V POWER SUPPLY: The DSP requires only +5 V to perform
	17, 19	14, 16		all digital processing.
	20, 33	17, 30		
	34, 47	31, 44		
	48, 53	45, 50		
	60, 61	57, 58		
	68, 76	65, 73		
	91, 92	88, 89		
	93, 101	90, 98		
	115	112		
	120	117		
	121	118		
GND	5, 11	2, 8	GND	DIGITAL GROUND
	13, 25	10, 22		
	26, 29	23, 26		
	30, 41	27, 38		
	42, 54	39, 51		
	55, 64	52, 61		
	75, 83	72, 80		
	87, 94	84, 91		
	98, 110			
	128	125		



## 7.3 SAFE Pin Descriptions

## 7.3.1 SAFE General Pin Descriptions

Symbol	VQFP	Туре	Description
LDSPKR+ LDSPKR-	17 20	0 0	<b>LOUDSPEAKER OUTPUT</b> : These pins provide a differential output signal for driving an external loudspeaker. These pins can be connected directly to $a \ge 8 \cdot \Omega$ speaker or a speaker amplifier.
MIC+	9	I	<b>MICROPHONE + INPUT</b> : This input pin is a single-ended amplifier input for a microphone. It requires a $10-k\Omega$ pull-up resistor to the SAFE VCM pin. If the microphone function is not used, then connect this pin to analog ground.
MIC-	10	I	<b>MICROPHONE – INPUT</b> : This pin provides a switched ground connection that interrupts the microphone bias current during power down. If the microphone function is not used or if disabling the microphone bias current during power down is not desirable, then connect this pin to analog ground.
N/C	32	_	NO CONNECT: This pin must be left floating.
RESET	14	Ι	<b>SAFE RESET</b> : This pin is used to generate a SAFE reset. A reset is accomplished by pulsing the signal at the RESET pin from a low to high to low. The RESET input pin must be high for at least 10 $\mu$ s. The SAFE requires 200 ms, after the high-to-low transition, before communicating with the DSP.



Symbol	VQFP	Туре	Description
DGND	23 28–30, 33	GND 3	DIGITAL GROUND REFERENCE
DV+	27	PWR	DIGITAL SUPPLY (5 V ±5%)
LSGND	15,18 19, 21 22	AGND	LOUDSPEAKER ANALOG GROUND REFERENCE
LSV+	16	PWR	LOUDSPEAKER SUPPLY VOLTAGE (5 V ±5%)
RXGND	4, 6, 11,12	AGND	RECEIVER ANALOG GROUND REFERENCE
RXV+	13	PWR	<b>RECEIVER ANALOG SUPPLY VOLTAGE</b> (5 V ±5%)
TXGND	1, 38, 39, 41, 43, 44	AGND	TRANSMITTER ANALOG GROUND REFERENCE
TXV+	37	PWR	TRANSMITTER ANALOG SUPPLY VOLTAGE (5 V ±5%)
VCM	3	I	<b>VOLTAGE COMMON MODE</b> : The SAFE provides an internal 2.5-V reference for the differential analog circuitry. This pin allows the reference to be bypassed using an external $1.0-\mu$ F capacitor.
VREF+ VREF-	2 5	l I	<b>VOLTAGE REFERENCE BUFFER</b> : The SAFE incorporates an internal differential voltage reference. These pins allow the internal differential reference to be bypassed using an external $1.0-\mu F$ capacitors.

## 7.3.2 SAFE Power Supply Pin Descriptions (CL-MD1724 or CL-MD1724T)



#### 7.3.3 SAFE–DSP Interface Pin Descriptions (CL-MD1724 or CL-MD1724T)

**CAUTION:** These pins provide the control/data/clock signals between the SAFE and the DSP. No external components should be connected to these pins.

Symbol	VQFP	Туре	Description
AFECLK	31	I	<b>SAFE CLOCK</b> : This pin provides the clock source for the SAFE device.
TXSTR*	36	I	<b>TRANSMIT STROBE</b> : This pin provides the clock signal required for the SAFE device to receive the serial transmit data from the DSP.
TXDATA	35	I	<b>TX DATA</b> : Through this pin the SAFE device receives serial data transmitted from the DSP.
TXENA	34	I	<b>TX ENABLE</b> : This pin enables the transmittal of data from the DSP to the SAFE device.
RXSTR*	24	Ι	<b>RECEIVE STROBE</b> : This pin provides the clock signal required for the DSP to receive the serial receive data from the SAFE device.
RXDATA	25	0	<b>RX DATA</b> : This pin transmits the receive serial data from the SAFE device to the DSP.
RXENA	26	0	<b>RX ENABLE:</b> This pin must be left unconnected.

#### 7.3.4 SAFE–DAA Interface Pin Descriptions (CL-MD1724 or CL-MD1724T)

Symbol	VQFP	Туре	Description
RX+	7	I	<b>RECEIVE ANALOG DATA:</b> These input pins receive the
RX-	8		analog differential signals from the DAA.
TX+	40	0	TRANSMIT ANALOG DATA: These pins provide the analog
TX-	42	0	transmitter differential output signals to the DAA.



# 8. ELECTRICAL SPECIFICATIONS

Parameter	5 V	3.3 V
Supply voltage (V <sub>CC</sub> )	+6.0 V	+3.6 V
Input voltages, with respect to ground	–0.3 V to V <sub>CC</sub> +0.5 V	–0.3 V to +6.0 V
Operating temperature (T <sub>A</sub> )	0°C to 70°C	0°C to 70°C
Storage temperature	–65°C to 150°C	–65°C to 150°C

### Table 8-1. Absolute Maximum Ratings

**NOTE:** Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

### Table 8-2. Recommended Operating Conditions

Parameter	5 V	3.3 V
Supply voltage (V <sub>CC</sub> )	5 V ± 5%	3.3 V ± 10%
Operating free air ambi- ent temperature	0°C < T <sub>A</sub> < 70°C	0°C < T <sub>A</sub> < 70°C
Crystal frequencies	23.04 MHz	23.04 MHz

# 8.1 DSP 5-V DC Electrical Characteristics

(@  $V_{CC} = 5 \text{ V} \pm 5\%$ ;  $T_A = 0^{\circ}\text{C}$  to 70°C;  $V_{OL}$  for open-drain signals is 0.4 V @ 16 mA sinking;  $V_{IH}$  is 2.7 V minimum on RESET.)

Symbol	Parameter	MIN	ΤΥΡ	MAX	Units	Test Conditions
V <sub>IL</sub>	Input low voltage	-0.5	_	0.8	V	
V <sub>IH</sub>	Input high voltage	2.0	_	V <sub>CC</sub>	V	
V <sub>OL</sub>	Output low voltage		_	0.4	V	I <sub>OL</sub> = 2.4 mA
V <sub>OH</sub>	Output high voltage	2.4	_		V	I <sub>OH</sub> = -400 μA
IIL	Input leakage current	-10	_	10	μΑ	$0 < V_{IN} < V_{CC}$
ILL	Data bus tristate leakage current	-10	-	10	μA	$0 < V_{OUT} < V_{CC}$
I <sub>OC</sub>	Open-drain output leakage current	-10	_	10	μΑ	0 < V <sub>OUT</sub> < V <sub>CC</sub>



# 8.1 DSP 5-V DC Electrical Characteristics (cont.)

Symbol	Parameter	MIN	ΤΥΡ	МАХ	Units	<b>Test Conditions</b>
I <sub>CC</sub>	Power supply current	-	160	240	mA	Operational mode CLK = 23.04 MHz
I <sub>CC-PD</sub>	Power supply current (Power-down mode)	-	_	5	mA	
C <sub>IN</sub>	Input capacitance	_	_	10	pF	
C <sub>OUT</sub>	Output capacitance	-	-	10	pF	

# 8.2 DSP 3.3-V DC Electrical Characteristics

(@  $V_{CC}$  = 3.3 V ± 10%;  $T_A$  = 0°C to 70°C;  $V_{OL}$  for open-drain signals is 0.4 V @ 16 mA sinking;  $V_{IH}$  is 2.7 V minimum on RESET.)

Parameter	MIN	ΤΥΡ	MAX	Units	Test Conditions
Input low voltage	-0.5	_	0.8	V	
Input high voltage	2.0	_	5	V	
Output low voltage		_	0.6	V	I <sub>OL</sub> = 2.4 mA
Output high voltage	2.4	_		V	$I_{OH} = -400 \ \mu A$
Input leakage current	-10	_	10	μΑ	$0 < V_{IN} < V_{CC}$
Data bus tristate leakage current	-10	_	10	μΑ	0 < V <sub>OUT</sub> < V <sub>CC</sub>
Open-drain output leakage current	-10	_	10	μA	$0 < V_{OUT} < V_{CC}$
Power supply current	_	110	165	mA	Operational mode CLK = 23.04 MHz
Power supply current (Power-down mode)	_	_	2	mA	
Input capacitance	-	_	10	pF	
Output capacitance	-	_	10	pF	
	Input low voltageInput high voltageOutput low voltageOutput high voltageOutput high voltageInput leakage currentData bus tristate leakage currentOpen-drain output leakage currentPower supply current (Power-down mode)Input capacitance	Input low voltage-0.5Input high voltage2.0Output low voltage2.4Output high voltage2.4Input leakage current-10Data bus tristate leakage current-10Open-drain output leakage current-10Power supply current (Power-down mode)-Input capacitance-	Input low voltage-0.5-Input high voltage2.0-Output low voltage-Output high voltage2.4-Input leakage current-10-Data bus tristate leakage current-10-Open-drain output leakage current-10-Power supply current (Power-down mode)-110Input capacitance	Input low voltage-0.5-0.8Input high voltage2.0-5Output low voltage-0.6Output high voltage2.4-Input leakage current-10-10Data bus tristate leakage current-10-10Open-drain output leakage current-10-10Power supply current (Power-down mode)2Input capacitance10	Input low voltage $-0.5$ $ 0.8$ VInput high voltage $2.0$ $ 5$ VOutput low voltage $ 0.6$ VOutput high voltage $2.4$ $-$ VInput leakage current $-10$ $ 10$ $\mu A$ Data bus tristate leakage current $-10$ $ 10$ $\mu A$ Open-drain output leakage current $-10$ $ 10$ $\mu A$ Power supply current (Power-down mode) $  10$ $\mu A$ Input capacitance $  10$ $pF$



# **8.3** μP 5-V DC Electrical Characteristics

(@  $V_{CC} = 5 \text{ V} \pm 5\%$ ;  $T_A = 0^{\circ}C$  to 70°C;  $V_{OL}$  for open-drain signals is 0.4 V @ 16 mA sinking;  $V_{IH}$  is 2.7 V minimum on RESET.)

Symbol	Parameter	MIN	ΤΥΡ	MAX	Units	Test Conditions
V <sub>IL</sub>	Input low voltage	-0.5	_	0.8	V	
V <sub>IH</sub>	Input high voltage	2.0	_	V <sub>CC</sub>	V	
V <sub>OL</sub>	Output low voltage		_	0.4	V	I <sub>OL</sub> = 2.4 mA
V <sub>OH</sub>	Output high voltage	2.4	_		V	I <sub>OH</sub> = -400 μA
IIL	Input leakage current (except GPIO bus)	-10	_	10	μΑ	$0 < V_{IN} < V_{CC}$
l <sub>ILG</sub>	Input leakage current for GPIO bus	-60	_	60	μΑ	$0 < V_{IN} < V_{CC}$
ILL	Data bus tristate leakage current	-10	-	10	μΑ	$0 < V_{OUT} < V_{CC}$
l <sub>oc</sub>	Open-drain output leakage current	-100	_	100	μΑ	$0 < V_{OUT} < V_{CC}$
lcc	Power supply current	-	100	150	mA	Operational mode CLK = 23.04 MHz
CC-PD	Power supply current (Power-down mode)	-	_	6	mA	
I <sub>HD[0-7]</sub>	Host data bus	-	_	16	mA	$0 < V_{OUT} < V_{CC}$
I <sub>OD</sub> I <sub>OT</sub>	IOCHRDY, WAIT* pin HINTA–G, IREQ pins	_	-	20	mA	$0 < V_{OUT} < V_{CC}$
C <sub>IN</sub>	Input capacitance	_	_	10	pF	
C <sub>OUT</sub>	Output capacitance	_	_	10	pF	
GPIO	GPIO	-	_	12	mA	0 < V <sub>OUT</sub> < V <sub>CC</sub>



# 8.4 AC/DC Electrical Characteristics - CL-MD1724 or CL-MD1724T (SAFE)

(@ V<sub>CC</sub> = 5 V ± 5%, T<sub>A</sub> = 0°C to 70°C)

CIRRUS LOGIC

Symbol	Parameter	MIN	ТҮР	MAX	Units	Test Conditions
P <sub>D</sub>	Power dissipation	_	130	195	mW	Operational mode
P <sub>D-PD</sub>	Power dissipation (Power-down mode)	-	_	500	μW	Loudspeaker driver off
I <sub>A</sub>	Analog current (TV+, RV+)	-	24	-	mA	Loudspeaker driver off
I <sub>D</sub>	Digital current (DV+)	-	2	-	mA	
I <sub>IDS</sub>	Loudspeaker current (LDSPKR+, LDSPKR-)	_	_	125	mA	
R <sub>X</sub>	Loudspeaker impedance	8	_	100	Ω	

# 8.5 Index of Timing Information

Figure	Title	Page
8-1	$\mu P$ Parallel Host Interface-to-UART Timing (External Address Decode) — Write Cycle .	77
8-2	$\mu P$ Parallel Host Interface-to-UART Timing (External Address Decode) — Read Cycle .	78
8-3	$\mu P$ Parallel Host Interface-to-UART Timing (Internal Address Decode) — Write Cycle	79
8-4	$\mu P$ Parallel Host Interface-to-UART Timing (Internal Address Decode) — Read Cycle	80
8-5	Plug-and-Play Port Accesses — Write Cycle	81
8-6	Plug-and-Play Port Accesses — Read Cycle	82
8-7	$\mu P$ Expansion Bus Timing Diagram — Write Cycle	83
8-8	$\mu P$ Expansion Bus Timing Diagram — Read Cycle	84
8-9	$\mu P$ PC Card UART Interface Timing Diagram — Write Cycle	85
8-10	$\mu P$ PC Card UART Interface Timing Diagram — Read Cycle	87
8-11	$\mu P$ PC Card Configuration Register Interface Timing Diagram — Write Cycle	89
8-12	$\mu P$ PC Card Configuration Register Interface Timing Diagram — Read Cycle	<mark>9</mark> 1
8-13	$\mu P$ PC Card CIS Access Timing Diagram — Read Cycle	93
8-14	$\mu P$ External Memory Access Through Test Register — Write Cycle	94
8-15	$\mu P$ External Memory Access Through Test Register — Read Cycle	<mark>95</mark>
8-16	DSP Control Processor Timings — Write Cycle	97
8-17	DSP Control Processor Timings — Read Cycle	<mark>98</mark>



 Table 8-3.
 µP Parallel Host Interface-to-UART Timing (External Address Decode) — Write Cycle

Symbol	Parameter	MIN	MAX	
t <sub>1</sub>	HA[0–2] setup time to HCS* low	0 ns	_	
t <sub>2</sub>	HCS* low to HWR* low setup time	10 ns	_	
t <sub>3</sub>	HD[0-7] valid from HWR* low	_	10 ns	
t <sub>4</sub>	HWR* low to IOCHRDY low	_	30 ns	
t <sub>5</sub>	HWR* low to IOCHRDY tristate	_	250 ns	
t <sub>6</sub>	HWR* hold time after IOCHRDY high	0 ns	_	
t <sub>7</sub>	HD[0–7] hold time after HWR* high	0 ns	_	
t <sub>8</sub>	HCS* hold time after HWR* high	0 ns	_	
t <sub>9</sub>	HA[0–2] hold time after HWR* high	0 ns	_	

**NOTE:** HOSTSEL0 = 0 and HOSTSEL1 = 1 for external decode.








Table 8-4.	$\mu$ P Parallel Host Interface-to-UART Timing (External Address Decode) – Read Cycle
------------	---

Symbol	Parameter	MIN	МАХ	
t <sub>1</sub>	HA[0–2] setup time to HCS* low	0 ns	-	
t <sub>2</sub>	HCS* setup time to HRD* low	10ns	-	
t <sub>3</sub>	HD[0-7] valid after HRD* low	-	210 ns	
t <sub>4</sub>	HRD* low to IOCHRDY low	-	30 ns	
t <sub>5</sub>	HRD* low to IOCHRDY tristate	-	210 ns	
t <sub>6</sub>	HRD* hold time after IOCHRDY high	0 ns	_	
t <sub>7</sub>	HRD* high to HD[0-7] tristate	-	30 ns	
t <sub>8</sub>	HCS* hold time after HRD* high	0 ns	-	
t <sub>9</sub>	HA[0-2] hold time after HRD* high	0 ns	_	

**NOTE:** HOSTSEL0 = 0 and HOSTSEL1 = 1 for external decode.




Figure 8-2. µP Parallel Host Interface-to-UART Timing (External Address Decode) - Read Cycle



 Table 8-5.
 µP Parallel Host Interface-to-UART Timing (Internal Address Decode) — Write Cycle

Symbol	Parameter	MIN	MAX	
t <sub>1</sub>	HD[0-7] valid from HWR* low	_	10 ns	
t <sub>2</sub>	HWR* low to IOCHRDY low	-	30 ns	
t <sub>3</sub>	HWR* low to IOCHRDY tristate	_	250 ns	
t <sub>4</sub>	HWR* hold time after IOCHRDY high	0 ns	-	
t <sub>5</sub>	HD[0-7] hold time after HWR* high	0 ns	-	
t <sub>6</sub>	HA[0–9], AEN hold time after HWR* high	0 ns	_	

**NOTE:** HOSTSEL0 = 1 and HOSTSEL1 = 1 for internal decode.








Table 8-6. μP Parallel Host Interface-to-UART Timing (Internal Address	Decode) — Read Cycle
--	----------------------

Symbol	Parameter	MIN	МАХ	
t <sub>1</sub>	HD[0–7] valid after HRD* low	-	210 ns	
t <sub>2</sub>	HRD* low to IOCHRDY low	_	30 ns	
t <sub>3</sub>	HRD* low to IOCHRDY tristate	-	210 ns	
t <sub>4</sub>	HRD* hold time after IOCHRDY high	0 ns	_	
t <sub>5</sub>	HRD* high to HD[0–7] tristate	_	30 ns	
t <sub>6</sub>	HA[0-9], AEN hold time after HRD* high	0 ns	_	

**NOTE:** HOSTSEL0 = 1 and HOSTSEL1 = 1 for internal decode.





Figure 8-4. µP Parallel Host Interface-to-UART Timing (Internal Address Decode) — Read Cycle



Table or . Flug-allu-Flag Fort Accesses — White Cycle				
Symbol	Parameter	MIN	MAX	
t <sub>1</sub>	HA[0–15], AEN setup time to HWR* low	10 ns	-	
t <sub>2</sub>	HD[0-7] valid from HWR* low	-	80 ns	
t <sub>3</sub>	HD[0–7] hold time after HWR* high	10 ns	_	
t <sub>4</sub>	HA[0–15], AEN hold time after HWR* high	10 ns	_	

## Table 8-7. Plug-and-Play Port Accesses — Write Cycle

- 1) HOSTSEL0 = 1 and HOSTSEL1 = 0 for Plug-and-Play mode.
- 2) IOCHRDY is not asserted for plug-and-play port accesses.







# Table 8-8. Plug-and-Play Port Accesses — Read Cycle

Symbol	Parameter	MIN	МАХ	
t <sub>1</sub>	HA[0–15], AEN setup time to HRD* low	10 ns	-	
t <sub>2</sub>	HD[0-7] valid after HRD* low	-	50 ns	
t <sub>3</sub>	HRD* high to HD[0-7] tristate	-	30 ns	
t <sub>4</sub>	HA[0–15], AEN hold time after HRD* high	0 ns	-	

### NOTES:

- 1) HOSTSEL0 = 1 and HOSTSEL1 = 0 for Plug-and-Play mode.
- 2) IOCHRDY is not asserted low for plug-and-play port accesses.









Table 8-9.	μP Expansion	<b>Bus Timing</b>	Diagram –	- Write Cycle
		Dus mining	Diagram	white Oyele

Symbol	Parameter	Typical	Minimum
t <sub>1</sub>	Setup time for CS* before EBWR* low	1/2 cycle	-
t <sub>2</sub>	Hold time for CS* after EBWR* high	1/2 cycle – 5 ns	_
t <sub>3</sub>	Setup time for EBADR before EBWR* low	1/2 cycle – 5 ns	_
t <sub>4</sub>	Hold time for EBADR after EBWR* high	1 ns	-
t <sub>5</sub>	EBDAT valid before EBWR* high	-	Write pulse width – 5 ns
t <sub>6</sub>	EBDAT hold time after EBWR* high	_	1/2 cycle – 4 ns
t <sub>7</sub>	Width of EBWR* pulse = 1+ the number of wa	ait states	

**NOTE:** One cycle at 23.04 MHz = 43.40 ns.








# Table 8-10. $\mu$ P Expansion Bus Timing Diagram — Read Cycle

Symbol	Parameter	Typical	Minimum	
t <sub>1</sub>	Setup time for CS* before EBRD* low	1/2 cycle	-	
t <sub>2</sub>	Hold time for CS* after EBRD* high	1/2 cycle	_	
t <sub>3</sub>	Setup time for EBADR before EBRD* low	1/2 cycle – 5 ns	_	
t <sub>4</sub>	Hold time for EBADR after EBRD* high	1 ns	-	
t <sub>5</sub>	EBDAT valid before EBRD* high	_	15 ns	
t <sub>6</sub>	EBDAT hold time after EBRD* high	_	0	
t <sub>7</sub>	Width of EBRD* pulse = $1/2$ + the number of	wait states		


NOTE: One cycle at 23.04 MHz = 43.40 ns.







Symbol	Parameter	MIN	МАХ	
t <sub>1</sub>	HA[0–9] setup time to IOWR* low	10 ns	-	
t <sub>2</sub>	REG* and CE1* low to IOWR* low setup time	10 ns	_	
t <sub>3</sub>	HD[0-7] valid from IOWR* low	-	10 ns	
t <sub>4</sub>	IOWR* low to WAIT* low	-	30 ns	
t <sub>5</sub>	IOWR* low to WAIT* high	-	250 ns	
t <sub>6</sub>	IOWR* hold time after WAIT* high	0 ns	_	
t <sub>7</sub>	HD[0-7] hold time after IOWR* high	0 ns	-	
t <sub>8</sub>	REG* and CE1* hold time after IOWR* high	0 ns	-	<u> </u>
t <sub>9</sub>	HA[0–9] hold time after IOWR* high	0 ns	_	
t <sub>10</sub>	IOWR* low to INPACK* low	_	20 ns	
t <sub>11</sub>	INPACK* hold time after IOWR* high	_	5 ns	







Symbol	Parameter	MIN	МАХ	
t <sub>1</sub>	HA[0–9] setup time to IORD* low	10 ns	-	ns
t <sub>2</sub>	REG* and CE1* setup time to IORD* low	10 ns	_	ns
t <sub>3</sub>	HD[0-7] valid after IORD* low	_	210 ns	
t <sub>4</sub>	IORD* low to WAIT* low	_	35 ns	
t <sub>5</sub>	IORD* low to WAIT* high	_	210 ns	
t <sub>6</sub>	IORD* hold time after WAIT* high	0 ns	_	
t <sub>7</sub>	IORD* high to HD[0–7] tristate	-	30 ns	
t <sub>8</sub>	REG* and CE1* hold time after IORD* high	0 ns	-	
t <sub>9</sub>	HA[0–9] hold time after IORD* high	0 ns	_	
t <sub>10</sub>	IORD* low to INPACK* low	_	20 ns	
t <sub>11</sub>	INPACK* hold time after IORD* high	_	5 ns	

# Table 8-12. µP PC Card UART Interface Timing Diagram — Read Cycle











Table 0 10	D DO Oand Oanfinungtion F	) a viata v luta vfa a a Tivalu a	Weite Ousle
Table 8-13.	μP PC Card Configuration F	Register interface i iming	– write Cycle

Symbol	Parameter	MIN	MAX	
t <sub>1</sub>	HA[0–9] setup time to REG* and CE1* low	0 ns	-	
t <sub>2</sub>	REG* and CE1* low to WE* low setup time	10 ns	-	
t <sub>3</sub>	HD[0-7] valid before WE* high	40 ns	_	
t <sub>4</sub>	WE* active duration	60 ns	-	
t <sub>5</sub>	HD[0–7] hold time after WE* high	15 ns	-	
t <sub>6</sub>	REG* and CE1* hold time after WE* high	10 ns	-	
t <sub>7</sub>	HA[0–9] hold time after WE* high	15 ns	-	
t <sub>8</sub>	WE* low to INPACK* low	-	20 ns	
t <sub>9</sub>	INPACK* hold time after WE* high	-	5 ns	

NOTE: WAIT\* is not asserted for configuration register accesses.










Symbol	Parameter	MIN	MAX	
t <sub>1</sub>	HA[0–9] setup time to REG* and CE1* low	0 ns	-	ns
t <sub>2</sub>	REG* and CE1* low to OE* low setup time	10 ns	_	ns
t <sub>3</sub>	HD[0-7] valid after OE* low	-	50 ns	
t <sub>4</sub>	OE* active duration	60 ns	-	
t <sub>5</sub>	HD[0–7] hold time after OE* high	-	40 ns	
t <sub>6</sub>	REG* and CE1* hold time after OE* high	10 ns	-	
t <sub>7</sub>	HA[0–9] hold time after OE* high	15 ns	-	
t <sub>8</sub>	OE* low to INPACK* low	-	20 ns	
t <sub>9</sub>	INPACK* hold time after OE* high	-	5 ns	

NOTE: WAIT\* is not asserted for configuration register accesses.










Symbol	Parameter	MIN	MAX
t <sub>1</sub>	HA[0–9] setup time to REG* and CE1* low	0ns	-
t <sub>2</sub>	REG* and CE1* setup time to OE* low	10ns	-
t <sub>3</sub>	HD[0–7] valid after OE* low	$-\left(\left\{1+\left[\frac{1}{Bu}\right]\right)\right)$	$\frac{32}{\text{is width}} \cdot n_w \bigg] \bigg\} \cdot 43.40 \text{ ns} \bigg) + 140 \text{ ns}$
4	OE* low to WAIT* low	_	35 ns
5	OE* low to WAIT* high	$-\left(\left\{1+\left[\frac{1}{Bu}\right]\right)\right)$	$\frac{32}{\text{is width}} \cdot n_w \bigg] \bigg\} \cdot 43.40 \text{ ns} \bigg) + 150 \text{ ns}$
6	OE* hold time after WAIT* high	0ns	_
7	OE* high to HD[0–7] tristate	_	30 ns
8	REG* and CE1* hold time after OE* high	0 ns	_
9	HA[0–9] hold time after OE* high	0 ns	_
10	OE* low to INPACK* low	_	45 ns
11	INPACK* hold time after OE* high	_	45 ns

### Table 8-15. µP PC Card CIS Access Timing Diagram — Read Cycle

- 1)  $n_w = max [(w_s + 1), (external wait + 3)].$
- 2)  $w_s =$  number of wait states.
- 3) Bus width = 8 or 16 bits.










Table 8-16	μP External Memor	v Access Throug	h Test Register	— Write Cycle
		y Access miloug	jii iesi negisiei	

Symbol	Parameter	MIN	MAX
t <sub>1</sub>	HA[0–9], AEN setup time to HWR* low	10ns	-
t <sub>2</sub>	HD[0-7] valid from HWR* low	_	10 ns
t <sub>3</sub>	HWR* low to IOCHRDY low	-	30 ns
t <sub>4</sub>	HWR* low to IOCHRDY tristate	_	$\left(\left\{1 + \left[\frac{32}{\text{Bus width}} \cdot n_{w}\right]\right\} \cdot 43.40 \text{ ns}\right) + 180 \text{ ns}$
t <sub>5</sub>	HWR* hold time after IOCHRDY high	0 ns	_
t <sub>6</sub>	HD[0-7] hold time after HWR* high	0ns	-
t <sub>7</sub>	HA[0-9], AEN hold time after HWR* high	0ns	-

### NOTES:

- 1)  $n_w = max [(w_s + 1), (external wait + 3)].$
- 2)  $w_s =$  number of wait states.
- 3) Bus width = 8 or 16 bits.









 Table 8-17. µP External Memory Access Through Test Register — Read Cycle

Symbol	Parameter	MIN	MAX
t <sub>1</sub>	HA[0–9], AEN setup time to HRD* low	10 ns	-
t <sub>2</sub>	HD[0–7] valid after HRD* low	-	$\left(\left\{1 + \left[\frac{32}{\text{Bus width}} \cdot n_{w}\right]\right\} \cdot 43.40 \text{ ns}\right) + 140 \text{ ns}$
t <sub>3</sub>	HRD* low to IOCHRDY low	-	30 ns
t <sub>4</sub>	HRD* low to IOCHRDY tristate	_	$\left(\left\{1 + \left[\frac{32}{\text{Bus width}} \cdot n_{w}\right]\right\} \cdot 43.40 \text{ ns}\right) + 150 \text{ ns}$
t <sub>5</sub>	HRD* hold time after IOCHRDY high	0 ns	_
t <sub>6</sub>	HRD* high to HD[0-7] tristate	-	30 ns
t <sub>7</sub>	HA[0-9], AEN hold time after HRD* high	0 ns	_

#### NOTES:

1)  $n_w = max [(w_s + 1), (external wait + 3)].$ 

- 2)  $w_s =$  number of wait states.
- 3) Bus width = 8 or 16 bits.









# Table 8-18. DSP Control Processor Timings — Write Cycle

Symbol	Parameter	MIN	MAX	
t <sub>1</sub>	CPCS* low to CPWR* low setup time	0 ns	-	
t <sub>2</sub>	Valid CPCS* low to CPADR[0-7]	_	20 ns	
t <sub>3</sub>	CPWR* low width	200 ns	_	
t <sub>4</sub>	CPDAT[0-7] valid from CPWR* low	_	20 ns	
t <sub>5</sub>	CPWR* low to CPWAIT low	_	25 ns	
t <sub>6</sub>	CPWAIT* low width	_	180 ns	
t <sub>7</sub>	CPADR[0-7] hold time after CPWR* high	0 ns	-	
t <sub>8</sub>	CPCS* hold time after CPWR* high	0 ns	-	
t <sub>9</sub>	CPDAT[0-7] hold time after CPWR* high	0 ns	-	
t <sub>10</sub>	CPWR* high width	50 ns	-	

May 1997











# Table 8-19. DSP Control Processor Timings - Read Cycle

Symbol	Parameter	MIN	МАХ	
t <sub>1</sub>	CPCS* setup time to CPWR* low	0 ns	_	
t <sub>2</sub>	CPADR[0-7] valid after CPRD* low	_	20 ns	
t <sub>3</sub>	CPRD* low width	200 ns	_	
t <sub>4</sub>	CPDAT[0-7] valid after CPRD* low	_	180 ns	
t <sub>5</sub>	CPRD* low to CPWAIT* low	-	25 ns	
t <sub>6</sub>	CPWAIT* low width	-	180 ns	
t <sub>7</sub>	CPWAIT* high after valid CPDAT[0-7]	5 ns	_	
t <sub>8</sub>	CPCS* hold time after CPRD* high	0 ns	_	
t <sub>9</sub>	CPADR[0–7] hold time after HRD* high	0 ns	_	
t <sub>10</sub>	CPRD* high to HD[0–7] tristate	0 ns	_	
t <sub>11</sub>	CPRD* high width	40 ns	_	








# 9. SAMPLE PACKAGE INFORMATION


# 9.1 128-Pin SQFP Package Outline Drawing



- 1) Dimensions are in millimeters (inches); the controlling dimension is in millimeters.
- 2) Before beginning any new design with this device, please contact Cirrus Logic for the latest package information.




# 9.2 128-Pin VQFP Package Outline Drawing



- 1) Dimensions are in millimeters (inches); the controlling dimension is in millimeters.
- 2) Before beginning any new design with this device, please contact Cirrus Logic for the latest package information.



# 9.3 44-Pin VQFP Package Outline Drawing



- 1) Dimensions are in millimeters (inches); the controlling dimension is in millimeters.
- 2) Before beginning any new design with this device, please contact Cirrus Logic for the latest package information.




Notes

May 1997




# **10. ORDERING INFORMATION**

# **Chipset Composition**



### **Chipset Information**





## **Device Information**




Table 10-1 lists the currently available families of Cirrus Logic chipsets and a brief description of each chipset.

Number of Devices	Chipset	Features
3	CL-MD5650	High-speed modem that provides data at 33,600-bps (send) and 56,000-bps (receive) and fax at 14,400-bps. It includes three built- in DTE interfaces — a parallel 16C450A/16C550-compatible ISA bus interface, a Windows <sup>®</sup> 95-compatible ISA bus plug-and-play interface, and a serial RS-232 interface. Voice features include IS-101 Voice mode and Radish <sup>®</sup> VoiceView <sup>™</sup> upgrade option.
	CL-MD5651T	Same features as the CL-MD5650, except the chipset adds a built- in PC Card interface and uses DSP and SAFE chips that are 3.3 V instead of 5 V. The PC Card interface has 16C450/16C550- compatible registers. This chipset does not support parallel ISA bus and serial RS-232 host interfaces.
4	CL-MD5652	Same features as the CL-MD5650, plus full-duplex Speakerphone mode with internal echo cancellation and an extra SAFE.
	CL-MD5653T	Same features as the CL-MD5652, except the chipset adds a built- in PC Card interface and uses DSP and SAFE chips that are 3.3 V instead of 5 V. The PC Card interface has 16C450/16C550- compatible registers. This chipset does not support parallel ISA bus and serial RS-232 host interfaces.
4	CL-MD5662T	Same features as the CL-MD5652, except the chipset adds DSVD (digital simultaneous voice and data) and uses DSP and SAFE chips that are 3.3 V instead of 5 V.
	CL-MD5663T	Same features as the CL-MD5662T, except the chipset adds a built-in PC Card interface that has 16C450/16C550-compatible registers. This chipset does not support parallel ISA bus and serial RS-232 host interfaces.

# Table 10-1. Cirrus Logic 56-kbps FastPath<sup>™</sup> Chipset Products



# **11. DAA AND TELEPHONY INTERFACE DESIGN NOTES**

DAA components and telephone interfaces are essential components of modem designs. Consider the following circuits and text carefully before designing a modem.

# 11.1 Data Access Arrangement (DAA) Design

The DAA is the link between the communication equipment and the PSTN (Public Switched Telephone Network). The DAA must perform four basic functions:

- 1) Provide a path for DC loop current.
- 2) Provide an AC signal path.
- 3) Protect the telephone network and the user.
- 4) Detect ring signals.

All of these functions must be performed within the framework of the Code of Federal Regulations, Title 47, Part 15 and Part 68, to obtain the FCC certification required to sell a product in the United States. Other countries have their corresponding requirements. Communications products that are intended for a country other than the United States or for the international market (several different countries) must have DAAs designed to meet the requirements of each country in which they will be sold.

The four DAA functions cannot be entirely separated because of the interdependence of requirements. For example: due to the interdependence of requirements, the AC signal path usually includes a transformer. The transient protection circuitry is limited since it must pass the 150- $V_{rms}$  ring signal, which 'rides' on the 48-V central office battery voltage. Because of the 1500-V isolation barrier required between Tip and Ring (the PSTN) and the equipment, the DAA can be divided into the line (PSTN) side and the equipment side. Any device that crosses this barrier such as transformers, opto-isolators, solid-state switches, relays and the PC board must maintain the proper 1500-V isolation between the PSTN and the equipment.

The following sections provide several design examples and discussion of their design. First, the design of the protective circuitry is discussed. Next, the DC loop current and AC signal current paths are examined. And finally, several ring-detect circuits are illustrated. These sections are tailored to:

- Inform the modem designer about FCC requirements, which must be met by a certifiable design.
- Help develop a design approach.
- Provide usable design examples and parts lists.

# **11.2 Fault Protection**

There are two types of fault protection:

- Components such as the transformer, relays, opto-isolator, and RJ-11 jack are designed to operate under normal circuit conditions and withstand the specified fault conditions without sustaining damage or exposing the user to dangerous voltages.
- Other components such as the MOV (metal-oxide varistor) are designed to remain passive until a fault condition occurs. The MOV is designed to protect the rest of the circuitry and its enclosing system from any harmful effects of the fault. The MOV might become damaged or destroyed in the process.



Two dangerous fault conditions can occur on the phone lines:

- 1) A lightning strike on or near a phone line. This can result in a large transient voltage between Tip and Ring, or between Tip and Ring and ground.
- 2) Telephone lines are often strung on power poles underneath power lines. Occurrences such as bad weather, automobile accidents, or earthquakes could cause the power lines to break and make contact with the phone lines, thus exposing telephone users to the second dangerous fault condition.

The Code of Federal Regulations Title 47, Part 68.302, specifies the following transient and leakage tests to simulate these potentially dangerous fault conditions:

### 11.2.1 Metallic Voltage Surge Test

The metallic voltage surge test specifies an 800-V, 10/560-µs pulse (of each polarity) current limited to no less than 100 A, to be applied between Tip and Ring. Protection against this fault is provided by the isolation of the transformer, relays, opto-isolator, and the RJ-11 jack and by the clamping action of the metal-oxide varistor.

### 11.2.2 Longitudinal Voltage Surge Test

The specification for the longitudinal-surge waveform is a 1500-V peak surge current (of each polarity) limited to not less than 200 A, with a maximum rise time-to-crest of 10  $\mu$ s and a minimum decay time-to-half crest of 160  $\mu$ s (for a 1500-V, 10/160- $\mu$ s pulse). This surge is applied between Tip and Ring, connected to each other and grounded.

### 11.2.3 Leakage Test

For this test, a  $1000-V_{rms}$  60-Hz voltage is applied between Tip and Ring, connected to each other and grounded. This voltage is gradually increased from zero to full value over a 30-second period, then applied continuously for 60 seconds. During this test the current drawn from the source must not exceed 10 mA at any time.

After the surge and leakage tests, the modem should still meet the on-hook impedance limitations in the Code of Federal Regulations, Title 47, Part 68.312.

# 11.3 Radiated- and Conducted-Emissions Suppression

Radiated-emissions refers to the electromagnetic energy lost by radiation from the modem/computer combination and the necessary interconnection wiring, such as the modular lines connecting the modem to the wall jack and to the local telephone. Conducted-emissions refers to energy lost from the modem by conduction on the phone line or power lines.

The Code of Federal Regulations, Title 47, Part 15, places stringent limitations on the emission of radiation from electronic devices. Equipment for this purpose are divided into two broad categories: intentional radiators and unintentional radiators. This modem is considered an unintentional radiator since the radio frequency energy is generated from processing data and is not intended to be broadcast.

Two problems are associated with minimizing conducted and radiated energy:

- First, it is important not to generate any unnecessary radio energy. This is accomplished by keeping lead lengths short and as direct as possible. This minimizes ringing, the lengths of any potential antennas, and the capacitive and transformer coupling of unwanted signals outside the computer enclosure.
- Second, any radio frequency energy necessary for the modem to function or other radiation generated within the computer must be contained. The computer enclosure itself serves as a containment device. Also, the



bracket must be securely connected to both the PC board ground and the computer chassis.  $L_6-L_8$  and  $L_{12}$  are intended to block and dissipate unwanted high-frequency signals, thus preventing them from radiating from the modular line connecting the modem to the wall jack, the local phone, the cable connector, or the external speaker. The computer power supply is relied upon to block any radiation appearing on the power lines in the modem.

# 11.4 Ring Detection

The ring signal for a 'B-type' ringer consists of a 15.3–68.0-Hz, 40–150-V<sub>rms</sub> sine wave between Tip and Ring. This signal is on for 2 seconds and off for 4 seconds. The ring signal on/off pattern (cadence) repeats until the line is answered or the caller hangs up. This signal is applied between R<sub>1</sub> and C<sub>1</sub>, as illustrated in Figure 11-1. On the positive half-cycle (R<sub>1</sub> positive with respect to C<sub>1</sub>), D<sub>1</sub> is forward-biased, D<sub>2</sub> breaks down at 18 V, and D<sub>3</sub> is forward-biased. The LED in U<sub>1</sub> is reverse-biased and therefore does not conduct. On the negative half-cycle (R<sub>1</sub> negative with respect to C<sub>1</sub>), D<sub>3</sub> is reverse-biased, D<sub>2</sub> is forward-biased, and D<sub>1</sub> breaks down at 18 V. Since D<sub>3</sub> is reverse-biased, the LED in U<sub>1</sub> is forward-biased and provides base current to the opto-isolator transistor. This causes RING\* to go to the low or logic '0' state. R<sub>2</sub> serves as a pull-up for RING\*. The signal at RING\* is approximately a 0–5-V square wave (the saturation voltage of the opto-isolator transistor is approximately 0.2 V) at the ring signal frequency, as illustrated in Figure 11-2 on page 108.




Figure 11-1. Ring Circuit






Figure 11-2. AC-Coupled Ring Signal and RING\*

# **11.5 Special Features and Functions**

### 11.5.1 Caller ID

Caller ID is a service that allows the called party to view a caller's phone number before answering the phone. The information transmitted to the called party by Caller ID includes the call date, the call time and the calling number. This service is not available everywhere due to central office telephone equipment limitations and legal prohibition in some locations. The subscriber will have to invest in special equipment to receive the Caller ID message sent by the central office.

Caller ID data is sent as Frequency Shift Keying (FSK) data between the first and second ring burst. Since the called party does not want to answer the call until the caller has been identified, the data must be made available to the modem (or other device) without the modem going to the off-hook state. In other words, no DC loop current can be drawn until the called party chooses to answer the call. For this reason, Tip and Ring must be capacitively coupled to the modem during the interval between the first and second ring burst so the modem can decode the Caller ID signal without going off-hook.

A simplified circuit for implementing Caller ID is shown in Figure 11-3 on page 109. It functions as follows: After the first ring burst is decoded by the modem, the CIDREL\* output is asserted low. This closes  $K_2$ , AC coupling tip to the transformer through C. The Caller ID data is presented to the modem, no DC current



flows, and the line remains in the on-hook (unanswered) condition. First, a 250- $\mu$ s burst of 600-Hz carrier is sent by the central office followed by a 150- $\mu$ s burst of 1200-Hz carrier to prepare the modem to receive the Caller-ID data. The 21 data words that comprise the Caller-ID message are transmitted according to the timing illustrated in Figure 11-4 and in the order shown in Table 11-1 on page 110. Each word consists of a start bit, eight data bits, and a stop bit. The data must be received and K<sub>2</sub> opened prior to the start of the second ring burst. This is necessary to prevent the large-amplitude ring burst from being applied to the modem's receiver input. Once the data is received, it must be decoded and displayed for the called party to review. If the called party chooses to answer, K<sub>1</sub> closes, DC loop current flows, and the line goes to the off-hook state.




Figure 11-3. Caller ID Interface




Figure 11-4. Caller ID Signal Timing



Word	Word					Dat	a Re	ecei	ved		
Number	Description			7	6	5	4	3	2	1	0
1	Message type — CND		0	0	0	0	0	1	0	0	
2	Data wo	rds to follow - 18		0	0	0	1	0	0	1	0
3		Month	0	0	0	0	0	0	0	0	0
4			2	0	0	0	0	0	0	1	0
5	Call Date	Day	1	0	0	0	0	0	0	0	1
6			5	0	0	0	0	0	1	0	1
7		Hour	1	0	0	0	0	0	0	0	1
8			0	0	0	0	0	0	0	0	0
9	Call Time	Minute	1	0	0	0	0	0	0	0	1
10			5	0	0	0	0	0	1	0	1
11			4	0	0	0	0	0	1	0	0
12		Area Code	0	0	0	0	0	0	0	0	0
13			8	0	0	0	0	1	0	0	0
14			9	0	0	0	0	1	0	0	1
15			4	0	0	0	0	0	1	0	0
16	Calling			0	0	0	0	0	1	0	1
17	Number		5	0	0	0	0	1	0	0	0
18		Number	8	0	0	0	0	0	0	1	1
19			3	0	0	0	0	0	0	0	0
20			0	0	0	0	0	0	0	0	0
			0								
21	(	Checksum		0	1	0	0	1	1	1	0

Several potentially useful options are possible in conjunction with Caller ID. The modem, computer, and application software can be configured to maintain a running log of numbers calling the modem and indicate whether the call was completed, whether a message was left, and how many times the phone rang. This information could be useful to determine peak hours of phone traffic, estimate staff efficiency, determine the desirability of an 800 number, or allowing missed calls to be answered. The computer could be set up to screen calls. The ringer could be deactivated if an incoming call is not on the approved list. For example, if an important call was expected from a client, all other calls could be screened.


# 11.6 Voice Interface

There are several methods to provide a voice interface to Cirrus Logic data/fax/voice modems. Many of these impact the DAA design. This section will present several alternative voice interfaces. These will include interfacing a handset/headset with a CL-MD1724 (which includes a microphone input), interfacing the local telephone, and options for Telephone Emulation mode. A remote voice connection using the CL-MD1724 (recording and playing back voice messages from a remote phone) requires no additional circuitry. Messages always can be played back through the speaker. The microphone pins on the CL-MD1724 can be connected directly to ground.



# **11.6.1 Local Phone Voice Interface**

As illustrated in Figure 11-5, the local phone is biased when the modem is in the Local Voice mode. Current flows from the computer's +12 V power supply through the filter network consisting of L<sub>3</sub>, R<sub>15</sub>, C<sub>19</sub>, and C<sub>20</sub>, K<sub>2</sub> to the phone, and T<sub>1</sub> and K<sub>1</sub> to ground. Most phones tested, including speakerphones, will function with a bias current of approximately 40 mA. At this current, 7–8 V will appear across the phone. The filter component values were chosen empirically to minimize the audible noise due to the electrical noise on the computer's +12-V power supply.





Mechanical relays are required in this application because the local phone and the primary side of the transformer are being switched between Tip and Ring and the +12 V and ground of the computer. 1500 V of isolation must be maintained between the computer ground (and +12 V) to pass the FCC's Part 68 leak-age test. Therefore, the relay chosen for this application must have a minimum contact-to-contact break-down of 1500 V. This requirement precludes the use of solid-state relays. Solid-state relays can be used in lineside applications only when switching Tip and Ring. In this case, the 1500 V appears as a common mode voltage simultaneously on both sides of the switch. The high-voltage isolation is then between both switch contacts and the LED, which is the mode in which solid-state relays were intended to be used.



Notes



Notes



May 1997



# **Direct Sales Offices**

#### **Domestic**

N. CALIFORNIA Fremont TEL: 510/623-8300 FAX: 510/252-6020

**S. CALIFORNIA** Westlake Village TEL: 805/371-5860 FAX: 805/371-5861

NORTHWESTERN AREA Portland, OR

TEL: 503/620-5547 FAX: 503/620-5665

SOUTH CENTRAL AREA Austin, TX TEL: 512/255-0080

TEL: 512/255-0080 FAX: 512/255-0733 Irving, TX TEL: 972/252-6698 FAX: 972/252-5681

Houston, TX TEL: 281/257-2525 FAX: 281/257-2555

#### NORTHEASTERN AREA

Andover, MA TEL: 508/474-9300 FAX: 508/474-9149

**SOUTHEASTERN AREA** Raleigh, NC TEL: 919/859-5210 FAX: 919/859-5334

Boca Raton, FL TEL: 407/241-2364 FAX: 407/241-7990

### International

CHINA Beijing TEL: 86/10-642-807-83-5 FAX: 86/19-672-807-86

#### FRANCE Paris TEL: 33/1-48-12-2812 FAX: 33/1-48-12-2810

GERMANY Herrsching TEL: 49/81-52-92460 FAX: 49/81-52-924699

#### HONG KONG

Tsimshatsui TEL: 852/2376-0801 FAX: 852/2375-1202

#### ITALY

Milan TEL: 39/2-3360-5458 FAX: 39/2-3360-5426

#### JAPAN

Tokyo TEL: 81/3-3340-9111 FAX: 81/3-3340-9120

#### KOREA

Seoul TEL: 82/2-565-8561 FAX: 82/2-565-8565

#### SINGAPORE

TEL: 65/743-4111 FAX: 65/742-4111

#### TAIWAN

Taipei TEL: 886/2-718-4533 FAX: 886/2-718-4526

#### UNITED KINGDOM

London, England TEL: 44/1727-872424 FAX: 44/1727-875919

# The Company

Headquartered in Fremont, California, Cirrus Logic is a leading manufacturer of advanced integrated circuits for desktop and portable computing, telecommunications, and consumer electronics. The Company applies its system-level expertise in analog and digital design to innovate highly integrated, software-rich solutions.

Cirrus Logic has developed a broad portfolio of products and technologies for applications spanning multimedia, graphics, communications, system logic, mass storage, and data acquisition.

The Cirrus Logic formula combines innovative architectures in silicon with system design expertise. We deliver complete solutions — chips, software, evaluation boards, and manufacturing kits — on-time, to help you win in the marketplace.

Cirrus Logic's manufacturing strategy ensures maximum product quality, availability, and value for our customers.

Talk to our systems and applications specialists; see how you can benefit from a new kind of semiconductor company.

#### Copyright © 1997 Cirrus Logic Inc. All rights reserved.

Preliminary product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice. No responsibility is assumed by Cirrus Logic Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic Inc. and implies no license under patents, copyrights, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photographic, or otherwise, or used as the basis for manufacture or sale of any items without the prior written consent of Cirrus Logic Inc. Cirrus, Cirrus Logic, AccuPak, Clear3D, DirectVPM, DIVA, FastPath, FasText, FeatureChips, FilterJet, Get into it, Good Data, Laguna, Laguna3D, MediaDAC, MotionVideo, RSA, SimulSCAN, S/LA, SMASH, SofTarget, Systems in Silicon, TextureJet, TVTap, UXART, Video Port Manager, VisualMedia, VPM, V-Port, Voyager, WavePort, and WebSet are trademarks of Cirrus Logic Inc., which may be registered in some jurisdictions. Other trademarks in this document belong to their respective companies. CRUS and Cirrus Logic International, Ltd. are trade names of Cirrus Logic Inc.